

# Final Program

**AI/ML & Electronic Design, Security, IoT,  
Autonomous Vehicles, Quantum Computing**



# ISQED

2026

27<sup>th</sup> International Symposium on

## QUALITY ELECTRONIC DESIGN

April 8-10, 2026

Seven Hills Conference Center  
San Francisco State University  
San Francisco, CA US

International Society for Quality Electronic Design  
Copyright© ISQED . All rights reserved. [www.ISQED.com](http://www.ISQED.com)



## Corporate Sponsors



## Technical Sponsors



ISQED'26 is produced and sponsored by the  
**International Society for Quality Electronic Design**  
Copyright © 2026 All rights reserved

# WELCOME TO ISQED'26

It is our distinct honor to welcome you to the 27th International Symposium on Quality Electronic Design (ISQED 2026). As we move beyond last year's milestone celebration and look toward the next era of semiconductor and systems innovation, ISQED continues to serve as a premier forum dedicated to advancing the principles and practice of Quality Electronic Design in a rapidly transforming technological world.

After several years of operating in a hybrid format, this year's event places renewed emphasis on the immediacy and impact of in-person engagement at the Seven Hills Conference Center at San Francisco State University, while continuing to offer limited virtual participation for colleagues around the world. This approach fosters dynamic, face-to-face technical exchange and meaningful networking, while still accommodating those who are unable to travel due to visa constraints or cost considerations, ensuring broad and inclusive access for our global research and industry community.

For more than two decades, ISQED has championed rigorous design methodologies, system-level thinking, and cross-disciplinary collaboration in semiconductor and electronic system development. The 2026 program reflects that tradition with a carefully curated agenda featuring visionary keynotes, in-depth tutorials, a forward-looking panel discussion, and over 100 peer-reviewed technical papers selected for their innovation, relevance, and technical excellence.

## **Keynote Speakers**

### ***The Next Decade of Chip Design: Agentic AI and Autonomous Silicon Engineering***

Dr. Houman Homayoun - Professor, University of California, Davis

### ***Architecting the Next-generation Compute Platforms with Chiplelets using Open Industry Standards***

Dr. Debendra Das Sharma - Senior Fellow and Chief I/O Architect, Intel

### ***Watermarking, Provenance, and Hardware IP Protection in Agentic AI-Based Chip Design***

Dr. Farinaz Koushanfar - Professor, University of California San Diego (UCSD)

## **Embedded Tutorials**

### ***Advanced Packaging: Current State and Looking Forward***

Dr. William Lambert, AMD

### ***Efficient In-Memory Computing AI Chip Hardware-Software Co-Design***

Prof. Deliang Fan , Arizona State University, Tempe, AZ

## **Panel Discussion**

### ***AI and Agentic EDA: Toward Fully Autonomous Chip Design***

The 2026 program places special emphasis on transformative domains including Artificial Intelligence and Machine Learning, Agentic and Autonomous Design Systems, Advanced Packaging, IoT, Cybersecurity, and Quantum Technologies. Across three parallel tracks, participants will explore advances that bridge fundamental research and practical deployment in circuits, systems, verification, reliability, and design automation.

We are proud to continue receiving technical sponsorship from the IEEE Electron Devices Society and the IEEE Circuits and Systems Society, along with the ongoing collaboration of ACM/SigDA. As in prior years, the conference proceedings will be published in the IEEE Xplore Digital Library and indexed in Scopus, ensuring broad global visibility and long-term scholarly impact. ISQED 2026 will take place April 8–10 (Pacific Daylight Time), with all plenary sessions, tutorials, panels, and technical presentations available both on-site and online. This dual format reflects our commitment to accessibility, diversity of participation, and meaningful global engagement.

We gratefully acknowledge the generous support of our sponsors, Innovotek and Silicon Valley Polytechnic Institute, whose partnership strengthens our ability to deliver a high-quality and impactful program. Welcome to ISQED 2026. We look forward to three days of thoughtful dialogue, technical excellence, and collaborative exploration as we continue shaping the future of quality electronic design.

#### **General Chair**

**Hossein Sayadi**

California State University, Long Beach

#### **Technical Program Co-Chair**

**Rasit Onur Topaloglu**

Adeia

#### **Tutorials Co-Chair**

**Miroslav Velev**

Aries Design Automation

#### **Technical Program Chair**

**Deliang Fan**

Arizona State University

#### **Panels Chair**

**Ahmedullah Aziz**

The University of Tennessee, Knoxville

#### **Special Sessions Chair**

**Hongyu An**

Michigan Technological University

#### **Technical Program Co-Chair**

**Jeff (Jun) Zhang**

Arizona State University

#### **Tutorials Chair**

**Na Gong**

University of Alabama

#### **ISQED Founder & Chair**

**Ali A. Iranmanesh**

Silicon Valley Polytechnic Institute

# ISQED'26 Best Papers

## **1A.1**

### **Inter-Pixel Binary Edge-Detection (IPBED) Array**

*Md Rahatul Islam Uday, Md Mazharul Islam, Garrett Rose,  
and Ahmedullah Aziz*

**Department of Electrical Engineering and Computer Science, University of Tennessee,  
Knoxville, TN 37996, USA**

## **3B.2**

### **Harmony: A Hardware-Mapping Co-Exploration Framework for Hybrid CIM-based Vision Transformer Accelerator**

*Yihang ZUO†, Zexin Fu‡, Cong Wang†, Yuchao Wu†, Jiayi Huang†, Yuzhe Ma†*

**†Thrust of Microelectronics, Hong Kong University of Science and Technology (Guangzhou)**

**‡Guangdong-Macao Joint Laboratory for Modular Chip Design and Testing, Hong Kong University of Science  
and Technology (Guangzhou)**

## **5C.2**

### **A Low-Power Analog Spiking Neural Network with On-Chip Learning**

*Kiruthikan Sithamparanathan, Jeff Dix Kiruthikan Dix*

**Department of Electrical Engineering and Computer Science  
University of Arkansas, Fayetteville, Arkansas, USA**

Authors of best papers are acknowledged during the morning plenary session on Wednesday April 8.  
ISQED'26 best papers are sponsored by **Silicon Valley Polytechnic Institute**.

# ISQED'26 Organizing Committee

## General Chair

*Hossein Sayadi*

California State University, Long Beach

## Technical Program Co- Chair

*Rasit Onur Topaloglu*

Adeia

## Tutorials Co-Chair

*Miroslav Velev*

Aries Design Automation

## ISQED Founder & Chair

*Ali A. Iranmanesh*

Silicon Valley Polytechnic Institute

## Technical Program Chair

*Deliang Fan*

Arizona State University

## Panels Chair

*Ahmedullah Aziz*

The University of Tennessee, Knoxville

## Special Sessions Chair

*Hongyu An*

Michigan Technological University

## Technical Program Co- Chair

*Jeff (Jun) Zhang*

Arizona State University

## Tutorials Chair

*Na Gong*

University of Alabama

## Publication Chair

*Paul Wesling*

Hewlett Packard (retired)

## TECHNICAL PROGRAM COMMITTEES

### Cognitive Computing Hardware (CCH)

**Caiwen Ding, University of Minnesota Twin Cities (Chair)**

**Geng Yuan, University of Georgia (Co-Chair)**

**Committee Members:**

**Hongyu An - Michigan Technological University**

**Kang Jun Bai - Air Force Research Laboratory**

**Haowen Fang - NCTIEDA**

**Darshan Gandhi - Sambanova Systems Inc**

**Shaoyi Huang - Stevens Institute of Technology**

**Doo Seok Jeong - Hanyang University**

**Hao Jiang - San Francisco State University**

**Mehdi Kamal - University of Southern California**

**Sunny Raj - Oakland University**

**Gopal Raut - Khalifa University**

**Ao Ren - Chongqing University**

**Banafsheh Saber Latibari - University of Arizona**

**Ishan Thakkar - University of Kentucky**

**Cindy Yang Yi - Virginia Tech**

**Miao Yin - University of Texas at Arlington**

---

### Design Test and Verification (DTV)

**Sumit Jha, University of Florida (Chair)**

**Chidhambaranathan Rajamanikkam, Utah State University (Co-Chair)**

**Committee Members:**

**George Alexiou - Univ. Of PATRAS**

**Jay Dholakia - AMD**

**Michael Hsiao - Virginia Tech**

**Chrysovalantis Kavousianos - Department of Computer Science and Engineering, University of Ioannina**

**Dimitris Nikolos - University of Patras**

**Sushant Sadangi - Intel Corporation**

**Vikas Singh - Omni Design Technologies**

**Yiorgos Tsiatouhas - University of Ioannina**

**Miroslav Velev - Aries Design Automation**

**Arnaud Virazel - LIRMM**

# TECHNICAL PROGRAM COMMITTEES

(continued)

## **Electronic Design Automation Tools and Methodologies (EDA)**

Srini Krishnamoorthy, Intel Corp. (Chair)

Rung-Bin Lin, Yuan Ze University (Co-Chair)

Committee Members:

Paulo Butzen - Universidade Federal do Rio Grande Sul

Abishai Daniel - Micron

Dhruva Ghai - ORIENTAL UNIVERSITY INDORE

Zhong Guan - Sun Yat-sen University

Xinfei Guo - Shanghai Jiao Tong University

Sandeep Hari - Samsung

Yu-Min Lee - National Yang Ming Chiao Tung University

Zhixing Li - Synopsys

Zizhen Liu - Institute of Computing Technology, Chinese Academy of Sciences

Ofelya Manukyan - NA

Rajeev Murgai - Cadence India

Murthy Palla - Synopsys Inc.

Andre Reis - UFRGS

Jia Wang - Illinois Institute of Technology

Hua Xiang - IBM Research

Richard Yarnell - University of Central Florida

Huan Yu - Apple

Rui Zhang - Cadence Design Systems

Lining Zhang - Peking University

---

## **System-level Design and Methodologies (SDM)**

Abdulrahman Mahmoud, MBZUAI (Chair)

Meng Li, Peking University (Co-Chair)

Committee Members:

Mohamad Hammam Alsafrjalani - University of Miami

Iraklis Anagnostopoulos - Southern Illinois University Carbondale

Eshan Bhatia - Nvidia

Kunvar Chokshi - Tesla Inc.

Andrea Guerrieri - EPFL and HES-SO

Fabiano Hessel - PUCRS

Hana Kubatova - Czech Technical University in Prague

Huizhang Luo - Hunan University

Mikhail Moiseev - Intel

Sergiu Mosanu - University of Virginia

Antonio Nunez - University of Las Palmas GC

Jan Schmidt - Czech Technical University in Prague

Jihee Seo - Synopsys

Sai Qian Zhang - New York University

Wen Zhang - Wright State University

# TECHNICAL PROGRAM COMMITTEES

*(continued)*

## **Circuit Design, 3D Integration and Advanced Packaging (ICAP)**

**Rouwaida Kanj, Synopsys/American University of Beirut(adjunct) (Chair)**

**Harsh Patel, Rivos Inc. (Co-Chair)**

**Committee Members:**

**Ali Afzali-Kusha - University of Tehran**

**Amit Agarwal - Intel Corporation**

**Kirti Bhanushali - Cadence Design Systems**

**Aathreya Bhat - Nvidia**

**Na Gong - The University of Alabama**

**Steven Hsu - Intel Corp.**

**Manjunath Kareppagoudr - Sensesemi Technologies**

**Dae Hyun Kim - Washington State University**

**Rakesh Kumar - Ampere Computing**

**Jin-Fu Li - National Central University**

**Rakeshkumar Mahto - California State University, Fullerton**

**Maruthi Mukkannaiah - Iota Biosciences**

**Vojin Oklobdzija - University of California Davis**

**Praveen Prabha - Astera Labs**

**Suyash Ranjan - Qualcomm**

**Sudipta Sarkar - Cadence Design Systems**

**Thilo Sauter - Danube University Krems**

**Ali Shahi - LogicWise AI**

**Yancho Wang - Broadcom**

**Zhichao Zhang - Intel**

**Zhen Zhou - Intel Corp**

---

## **Special Sessions (SS)**

**Hongyu An, Michigan Technological University (Chair)**

# TECHNICAL PROGRAM COMMITTEES

(continued)

## **Hardware and System Security (HSS)**

Hassan Salmani, Howard University (Chair)

min Rezaei, California State University, Long Beach (Co-Chair)

Committee Members:

Lilas Alrahis - Khalifa University

Kanad Basu - RPI

Alvaro Cintas Canto - Marymount University

Avani Dave - Intel Corp. Inc

Everton de Matos - Technology Innovation Institute

Jaya Dofe - California State University

Subhajit Dutta Chowdhury - AMD

Tasnuva Farheen - Louisiana State University

Farah Ferdaus - Lamar University

Dominik Germek - Corporate Research Robert Bosch GmbH

Najmeh Nazari - UC Davis

Md Tauhidur Rahman - Florida International University

Biswajit Ray - Colorado State University

Francesco Regazzoni - University of Amsterdam and Università della Svizzera italiana

fareena saqib - University of North Carolina at Charlotte

Zhijie Shi - University of Connecticut

Nicolas Sklavos - University of Patras

Benjamin Tan - University of Calgary

Jiliang Zhang - Hunan University

---

## **Emerging Device and Process Technologies and Applications (EDPT)**

Lan Wei, University of Waterloo (Chair)

Chenyun Pan, University of Texas at Arlington (Co-Chair)

Committee Members:

Shamiul Alam - Clemson University

Ahmedullah Aziz - University of Tennessee, Knoxville

Arijit Banerjee - Advanced Micro Devices

Vita Pi-Ho Hu - National Taiwan University

Huamin Li - University at Buffalo

Kexin Li - Arizona State University

Chun-Yu Lin - National Yang Ming Chiao Tung University

Ankita Mohapatra - Associate Professor

Mehran Mozaffari Kermani - University of South Florida

Chen Pan - The University of Texas at San Antonio

Zhenlin Pei - The University of Alabama

Kun Qian - GLOBALFOUNDRIES

Ujwal Radhakrishna - Texas Instruments Inc.

Arman Roohi - University of Illinois Chicago

Sonal Shreya - Aarhus University

Yanan Sun - Department of Micro-Nano Electronics, Shanghai Jiao Tong University

Rasit Onur Topaloglu - Adeia

Jinhui Wang - University of Alabama

Zhaohao Wang - Beihang University

Heng Wu - Peking University

Mustafa Berke Yelten - Istanbul Technical University



# GENERAL INFORMATION

## GENERAL INFORMATION

### ISQED'26

April 8-10, 2026

Seven Hills Conference Center  
San Francisco State University

## AWARDS & RECOGNITIONS

Wednesday April 8, 8:40 AM - 9:00 AM

**Track A - Nob Hill Room**

### Best Paper Awards

Recipients of the ISQED'26 Best Paper Awards will be recognized in this segment of the program. The best papers are shown in Page 2 of this document.

### Keynotes

#### **Keynote 1P.1**

Wednesday, April 8, 9:00 AM - 9:35 AM

## The Next Decade of Chip Design: Agentic AI and Autonomous Silicon Engineering

**Dr. Houman Homayoun - Professor,  
University of California, Davis**

.....  
**Keynote 1P.2**

Tuesday, April 8, 11:40 AM - 12:15 PM

## Watermarking, Provenance, and Hardware IP Protection in Agentic AI-Based Chip Design

**Dr. Farinaz Koushanfar,  
Professor, University of California San Diego (UCSD)**

.....  
**Keynote 2P.1**

Thursday, April 9, 9:00 AM - 9:35 AM

## Architecting the Next-generation Compute Platforms with Chiplets using Open Industry Standards

**Dr. Debendra Das Sharma -  
Senior Fellow and Chief I/O Architect, Intel**

## Panel Discussion

Wednesday, April 8, 3:15 PM - 4:45 PM

**Track A - Nob Hill Room**

### AI and Agentic EDA: Toward Fully Autonomous Chip Design

Artificial intelligence is rapidly transforming electronic design automation—from rule-based optimization and predictive analytics to agentic systems capable of reasoning, planning, and acting across complex design spaces. As large language models, reinforcement learning, and multi-agent frameworks mature, a fundamental question emerges: Can chip design become fully autonomous? This panel brings together leaders from industry and academia to examine the promise and limits of agentic EDA. We will explore how autonomous agents may reshape front-end design, physical implementation, verification, and manufacturing handoff—and whether such systems can truly replace, or only augment, human designers. Panelists will debate technical readiness, trust, verification, accountability, intellectual property concerns, and the changing role of designers in an era of machine-driven decision-making. By contrasting near-term deployable capabilities with long-term visions, this panel aims to clarify what “autonomous chip design” realistically means, what obstacles remain, and how the EDA ecosystem must evolve to responsibly harness agentic intelligence.

#### Moderator & Chair:

**Dr. Ahmedullah Aziz** - University of Tennessee Knoxville

#### Panelists:

**Dr. Chia-Tung (Mark) Ho**

Senior Research Scientist at Nvidia

**Dr. Souvik Kundu**

Senior Staff Research Scientist at Intel Labs

**Dr. Houman Homayoun**

Professor - University of California, Davis

# GENERAL INFORMATION

## Embedded Tutorials

### Chair & Moderators:

**Na Gong** - University of Alabama (Chair)

### **Track A - Nob Hill Room**

#### **Tutorial 1**

*Wednesday, April 8, 12:25 PM - 1:25 PM*

### **Advanced Packaging: Current State and Looking Forward**

**Dr. William Lambert**

AMD

.....

#### **Tutorial 2**

*Thursday April 9, 1:05 PM - 2:05 PM*

### **Efficient In-Memory Computing AI Chip Hardware-Software Co-Design**

**Prof. Deliang Fan**

Arizona State University, Tempe, AZ

.....

## **TECHNICAL SESSIONS**

There are a total of 24 paper sessions held on Wednesday to Friday. Technical sessions are held in the format of three parallel tracks **A, B, C** located respectively in Nob Hill Room, Russian Hill Room, and Mt. Davidson room.

## **ON-SITE REGISTRATION**

Tentative time schedule of on-site registration is as follows:

*Wednesday, April 8, 8:00 AM - 2:00 PM*

*Thursday, April 9, 8:00 AM - 11:00 AM*

Registration desk location will be at the conference center lobby.

## Seven Hills Conference Center

ISQED'26 conference will be held in Seven Hills Conference Center, located in San Francisco State University, 800 Font Blvd, San Francisco, CA 94132.

If you are using navigator the best address to use is: 796 state drive, San Francisco, CA 94132. (Note: make sure to use Google Maps app) At the end of State Drive is the Public Parking Lot ("Lot 20"). Parking is \$6.25 for less than 2 hours, and \$10 for 2+ hours. Pay stations on each floor accept \$1, \$5 and \$10 bills as well as credit/debit cards. Be advised, pay stations do not provide change. Please have exact amount. From the garage, Seven Hills' entrance can be accessed from State Drive by walking Southwest towards the A.S. Children's Center and taking the staircase beside it up one flight. Wheelchair access: go past the A.S. Children's Center and take a left onto the path. Follow to the entrance to the Seven Hills Conference Center.



★ Star denotes ADA accessibility ramps



# PROGRAM AT A GLANCE

## WEDNESDAY APRIL 8

8:40am-9:00am	Plenary Session 1: (Track A- Nob Hill Room)		
	Introduction, Committee Recognitions, Best Paper Awards		
9:00am-9:35am	<b>Keynote:</b> The Next Decade of Chip Design: Agentic AI and Autonomous Silicon Engineering Dr. Houman Homayoun - Professor, University of California, Davis		
9:35am-10:10am	Break		
10:10am-10:20am	Break		
10:20am-11:40am	Session 1A (Nob Hill Room) Emerging Transistors and Circuits	Session 1B (Russian Hill Room) Foundations of Cryptographic Hardware Security	Session 1C (Mt. Davidson Room) From Specifications to Silicon: Advanced Verification Across the Hardware Stack
11:40am-12:25pm	Lunch Break <b>Keynote:</b> Watermarking, Provenance, and Hardware IP Protection in Agentic AI-Based Chip Design Dr. Farinaz Koushanfar - Professor, University of California San Diego (UCSD)		
12:25pm-13:25am	Embedded Tutorial 1 (Track A) Advanced Packaging: Current State and Looking Forward Presenter: Dr. William Lambert, AMD		
13:25pm-13:30pm	Break		
13:30pm-15:10pm	Session 2A (Nob Hill Room) AI and Machine Learning in Hardware Design	Session 2B (Russian Hill Room) Detection, Validation, and Reverse Engineering of Malicious Hardware	Session 2C (Mt. Davidson Room) AI & Machine Learning Acceleration – Architectures and Co-Design
15:10pm-15:15pm	Break		
15:15pm-16:45pm	Panel Discussion - (Track A - Nob Hill Room) AI and Agentic EDA: Toward Fully Autonomous Chip Design Chair: Dr. Ahmedullah Aziz Panelists: Dr. Chia-Tung (Mark) Ho, Dr. Souvik Kundu, Dr. Houman Homayoun		

# PROGRAM AT A GLANCE

## THURSDAY APRIL 9

Plenary Session 2: (Track A - Nob Hill Room)			
8:45am-9:00am	<p><b>Welcome</b></p> <p><b>Keynote:</b> Architecting the Next-generation Compute Platforms with Chiplets using Open Industry Standards</p> <p>Dr. Debendra Das Sharma - Senior Fellow and Chief I/O Architect, Intel</p>		
9:00am-9:35am	Break		
9:35am-9:40am	<p>Session PW1 (Nob Hill Room, Track A)</p> <p>Short Presentation &amp; WIP Session 1</p>	<p>Session PW2 (Russian Hill Room, Track B)</p> <p>Short Presentation &amp; WIP Session 2</p>	<p>Session PW3 (Mt. Davidson Room, Track C)</p> <p>Short Presentation &amp; WIP Session 3</p>
10:35am-10:45am	Break		
10:45am-12:25pm	<p>Session 3A (Nob Hill Room)</p> <p>Advanced Circuit Modeling and Analysis</p>	<p>Session 3B (Russian Hill Room)</p> <p>NN Acceleration &amp; Datatlow Optimization</p>	<p>Session 3C (Mt. Davidson Room)</p> <p>Security for AI and AI for Security</p>
12:25pm-13:05	<p><b>Lunch Break</b></p> <p>Agentic AI Design Verification Challenge 2026</p>		
13:05pm-14:05pm	<p><b>Embedded Tutorial 2 (Track A - Nob Hill Room)</b></p> <p>Efficient In-Memory Computing AI Chip Hardware-Software Co-Designs</p> <p><i>Presenter:</i> Prof. Dellang Fan , Arizona State University</p>		
14:05pm-14:10pm	Break		
14:10pm-15:50pm	<p>Session 4A (Nob Hill Room)</p> <p>Innovative Design Methodologies and Frameworks</p>	<p>Session 4B (Russian Hill Room)</p> <p>Fault, Memory, and Physical Attacks on Hardware Systems</p>	<p>Session 4C (Mt. Davidson Room)</p> <p>Neuromorphic Computing</p>

## FRIDAY APRIL 10

8:40am-10:20am	<b>Session 5A (Nob Hill Room)</b> Quantum and memory technology and circuits	<b>Session 5B (Russian Hill Room)</b> Memory Systems, Approximate Computing, and System-Level Optimization	<b>Session 5C (Mt. Davidson Room)</b> Neuromorphic and Approximate Computing Hardware for Next-Generation AI
10:20am-10:30am	<b>Break</b>		
10:30am-12:10pm	<b>Session 6A (Nob Hill Room)</b> Timing and Placement Optimization Techniques	<b>Session 6B (Russian Hill Room)</b> Security and Robustness of Machine Learning Hardware	<b>Session 6C (Mt. Davidson Room)</b> Emerging AI workloads on NPUs
12:10pm-12:55	<b>Lunch Break</b>		
12:55pm-14:35pm	<b>Session 7A (Nob Hill Room)</b> Hyperdimensional, Neuromorphic, and Robust Cognitive Computing Hardware	<b>Session 7B (Russian Hill Room)</b> System-Level and Supply-Chain Security for Trusted Computing	<b>Session 7C (Mt. Davidson Room)</b> EdgeAI and Applications

# ISQED Keynote 1P.1

Wednesday April 8

9:00 AM - 9:35 AM

Room: Nob Hill

## The Next Decade of Chip Design: Agentic AI and Autonomous Silicon Engineering



**Dr. Houman Homayoun**

***Professor, University of California, Davis***

Recent advances in large language models have accelerated the adoption of AI in chip design, enabling new forms of assistance for RTL generation, verification, and debugging. However, most existing AI-driven EDA approaches remain limited to prompt-based interaction and isolated task execution, lacking the ability to reason over long design horizons, coordinate across tools, or adapt to complex, evolving design states. As semiconductor systems grow in scale and heterogeneity—and as technology nodes continue to shrink—these limitations increasingly constrain the impact of AI on reducing design time, verification effort, and overall development risk. This talk focuses on the emerging paradigm of agentic AI for chip design, where collections of specialized, interacting agents operate over specifications, RTL, verification environments, and EDA tools to plan, execute, verify, and refine design decisions. We discuss how orchestration of LLMs and domain-specific small language models (SLMs), combined with tool invocation, function calling, retrieval-augmented reasoning, and persistent design memory, is enabling new capabilities in design verification (UVM, formal property generation, regression triage), specification-driven RTL generation, and security-aware design flows. The presentation highlights how agentic frameworks can embed trust, correctness, and security considerations directly into the generation and verification process, enabling early detection of vulnerabilities and systematic reasoning about design intent—pointing toward a future of more autonomous, scalable, and trustworthy chip design workflows.

### **About Houman Homayoun**

Houman Homayoun is currently a Professor in the Department of Electrical and Computer Engineering at the University of California, Davis. He is also the director of the National Science Foundation Center for Hardware and Embedded Systems Security and Trust (CHEST). Before that, he was an Associate Professor in the Department of Electrical and Computer Engineering at George Mason University (GMU). From 2010 to 2012, he spent two years at the University of California, San Diego, as NSF Computing Innovation (CI) Fellow awarded by the CRA-CCC. Houman graduated in 2010 from the University of California, Irvine, with a Ph.D. in Computer Science. He was a recipient of the four-year University of California, Irvine Computer Science Department chair fellowship. Houman received an MS degree in computer engineering in 2005 from the University of Victoria and a BS degree in electrical engineering in 2003 from the Sharif University of Technology. Houman conducts research in hardware security and trust, applied machine learning and AI, data-intensive computing, and heterogeneous computing, where he has published more than 200 technical papers in prestigious conferences and journals on the subject and directed over \$10M in research funding from NSF, DARPA, AFRL, NIST, US Congress, and various industrial sponsors. His work received several best paper awards and nominations in various conferences, including GLSVLSI 2016, ICCAD 2019, ICDM 2019, DCAS 2020, ISVLSI 2020, ICCAD 2020, DATE 2022. His CHEST center received congressional support for research in HW security which was included in 2021 National Defense Authorization Act. Houman served as a Member of the Advisory Committee, Cybersecurity Research and Technology Commercialization working group in the Commonwealth of Virginia. He also served as core group member of the hardware security body of knowledge development team supported by the Department of Defense. He was a recipient of the 2010 National Science Foundation computing innovation fellow award by CCC/CRA. Since 2017 he has been serving as an Associate Editor of IEEE Transactions on VLSI. He chaired and co-chaired major conferences in ACM, including Great Lake Symposium on VLSI.

Wednesday April 8

11:40 AM - 12:15 PM

Room: Nob Hill

## **Watermarking, Provenance, and Hardware IP Protection in Agentic AI-Based Chip Design**



**Dr. Farinaz Koushanfar**

***Professor, University of California San Diego (UCSD)***

Generative LLMs and agentic AI systems are increasingly vital in SoC and hardware design flows, where autonomous agents generate RTL and optimize physical layouts. Ensuring provenance—the ability to trace the origin and modification history of AI-generated design artifacts—is critical for IP protection. This talk focuses on watermarking techniques for models and their artifacts, with special emphasis on protecting hardware intellectual property. We explore how agentic workflows embed verifiable provenance trails, enabling designers to detect unauthorized use and prevent IP theft in collaborative EDA toolchains. We show how such systems can be further leveraged for hardware-based attestation. We demonstrate practicality and low overhead of these methods on real IC design flows and benchmarks. Finally, we discuss current limitations and future research for responsible deployment of generative AI in semiconductor design, safeguarding the most valuable IP assets.

### **About Farinaz Koushanfar**

Farinaz Koushanfar is the Nemati-Nasser Endowed Professor of Electrical and Computer Engineering (ECE) at the University of California San Diego (UCSD), where she is the founding co-director of the UCSD Center for Machine-Intelligence, Computing & Security (MICS). She is also a research scientist at Chainlink Labs. She received her PhD in Electrical Engineering and Computer Science, as well as an MA in Machine Learning and Statistics from UC Berkeley. Her research addresses several aspects of automated and secure design automation, with a focus on AI-based optimization, agentic systems, robust machine learning under resource constraints, hardware and system security, intellectual property (IP) protection, as well as privacy-preserving computing. Dr. Koushanfar has received several awards and honors for her research, including a number of best paper awards, MIT TR-35 (World's top innovators under 35) and the PECASE Presidential Award from President Obama. She is a fellow of AAAS, ACM, IEEE, the National Academy of Inventors (NAI), and the Kavli Frontiers of the National Academy of Sciences (NAS).



Thursday April 9

9:00 AM - 9:35 AM

Room: Nob Hill

## Architecting the Next-generation Compute Platforms with Chiplets using Open Industry Standards



**Dr. Debendra Das Sharma**

***Senior Fellow and Chief I/O Architect, Intel***

The next era of computing demands annual exponential performance growth within strict power and cost limits, driven by AI, machine learning, autonomous driving, and IoT applications. Achieving this requires a new paradigm of on-package integration of chiplets for heterogeneous compute, high-bandwidth memory, and advanced communication in an energy-efficient architecture. The chiplet revolution is accelerating this transformation. The chiplet market is projected to exceed \$400 billion by 2035 at a 15.7% CAGR (IDTechEx, 2024), and IBS (2023) estimates that over half of all new silicon design starts will use chiplets. At the heart of this movement, the Universal Chiplet Interconnect Express (UCIe) has rapidly emerged as the open standard for seamless, low-power, high-bandwidth on-package communication. A Synopsys (2025) survey shows UCIe in 97% of chiplet designs; over 50% in AI, HPC, and servers, 20% in automotive, and the rest across consumer, storage, and edge devices. With a power efficiency of 0.25 pJ/bit for planar, delivering 1.5 TB/s/mm<sup>2</sup>, and 0.01 pJ/bit for vertical interconnects, delivering over 100 TB/s/mm<sup>2</sup>, UCIe provides orders of magnitude improvement in both power efficiency and bandwidth density over external interconnects like PCI-Express and Ethernet. This keynote explores how UCIe is shaping the next generation of secure, manageable, and scalable systems, driving innovation from cloud to edge, and laying the foundation for a sustainable, intelligent, and interconnected future.

### **About Debendra Das Sharma**

Dr. Debendra Das Sharma is an Intel Senior Fellow and Chief I/O Architect, Platform Engineering Group, at Intel Corporation. He is a member of NAE, Fellow of IEEE, and Fellow of International Academy of AI Sciences (AAIS). He is a leading expert on I/O subsystem and interface architecture. He delivers Intel-wide critical interconnect technologies in Peripheral Component Interconnect Express (PCIe), Compute Express Link (CXL), Universal Chiplet Interconnect Express (UCIe), and Intel's Coherency interconnect, as well as their implementation. Dr. Das Sharma is a member of the Board of Directors and treasurer for the PCI Special Interest Group (PCI-SIG). He has been a lead contributor to PCIe specifications since its inception. He is the co-inventor of CXL, a founding member of the CXL consortium, and chairs the CXL consortium. He co-led the CXL Board Technical Task Force (2019-2024), and is a leading contributor to CXL specifications. He co-invented the chiplet interconnect standard UCIe and is the chair of the UCIe consortium. Dr. Das Sharma has a bachelor's in technology (with honors) degree in Computer Science and Engineering from the Indian Institute of Technology, Kharagpur and a Ph.D. in Computer Engineering from the University of Massachusetts, Amherst. He holds 230+ US patents and 500+ patents world-wide. He is a frequent keynote/ plenary speaker, distinguished lecturer, invited speaker, invited columnist, and panelist at Nature Electronics, IEEE International Test Conference, IEEE Hot Interconnects, IEEE Cool Chips, IEEE 3DIC, SNIA SDC, PCI-SIG Developers Conference, CXL consortium, Open Server Summit, Open Fabrics Alliance, Flash Memory Summit, Intel Innovation, and Universities (CMU, Texas A&M, Georgia Tech, UIUC, UC Irvine). He has been awarded the Distinguished Alumnus Award from Indian Institute of Technology, Kharagpur in 2019, the IEEE Region 6 Outstanding Engineer Award in 2021, the first PCI-SIG Lifetime Contribution Award in 2022, the IEEE Circuits and Systems Industrial Pioneer Award in 2022, and the IEEE Computer Society Edward J. McCluskey Technical Achievement Award in 2024.

## Panel Discussion

Wednesday April 8

3:25 PM–4:55 PM

Room: Nob Hill

### AI and Agentic EDA: Toward Fully Autonomous Chip Design

#### Panelists:

**Dr. Chia-Tung (Mark) Ho** - Senior Research Scientist at Nvidia

**Dr. Souvik Kundu** - Senior Staff Research Scientist at Intel Labs

**Dr. Houman Homayoun** - Professor - University of California, Davis

#### Modederator/Chair:

**Dr. Ahmedullah Aziz** - University of Tennessee Knoxville

#### **Summary:**

Artificial intelligence is rapidly transforming electronic design automation—from rule-based optimization and predictive analytics to agentic systems capable of reasoning, planning, and acting across complex design spaces. As large language models, reinforcement learning, and multi-agent frameworks mature, a fundamental question emerges: Can chip design become fully autonomous? This panel brings together leaders from industry and academia to examine the promise and limits of agentic EDA. We will explore how autonomous agents may reshape front-end design, physical implementation, verification, and manufacturing handoff—and whether such systems can truly replace, or only augment, human designers. Panelists will debate technical readiness, trust, verification, accountability, intellectual property concerns, and the changing role of designers in an era of machine-driven decision-making. By contrasting near-term deployable capabilities with long-term visions, this panel aims to clarify what “autonomous chip design” realistically means, what obstacles remain, and how the EDA ecosystem must evolve to responsibly harness agentic intelligence.

# Embedded Tutorial 1

Wednesday April 8

12:25 AM - 1:25 PM

Nob Hill Room

## Advanced Packaging: Current State and Looking Forward



**Dr. William Lambert**

AMD

### **Summary:**

Advanced packaging is now an essential component of high-performance SOC design, spanning applications from low-cost consumer CPUs to leading-edge AI processors. For AI applications in particular, advanced packaging is indispensable – it is the only way to enable the integration of large compute area, high memory capacity, and massive memory bandwidth required for competitive products. This tutorial will provide an overview of advanced packaging strategies currently in use, including hybrid bond stacking, silicon interposer, and fan-out bridge technologies, with a focus on their implementation in AMD products. Next, future directions for scaling these technologies will be reviewed with an emphasis on how new concepts in SOC architecture and circuit design may drive “Design Technology Co-Optimization” (DTCO) in years to come. Finally, the tutorial will review how adjacent areas are developing to support the disaggregated designs enabled by advanced packaging, including package and silicon design and verification tools, electrical and mechanical simulation tools, sort, and test.

### **About William Lambert**

William Lambert is a Fellow of AMD, Inc. where he leads a team creating the packaging solutions for next-generation AI products. He previously worked on packaging solutions for datacenter and client GPUs and CPUs. Prior to joining AMD, he was a Senior Principal Engineer in the Assembly & Test Technology Development group at Intel Corporation, where he held leadership roles in packaging architecture definition, power delivery and integrated voltage regulation technology development, and RF packaging development. He received his Ph.D. in electrical engineering from Arizona State University with a focus on low-voltage DC-DC power electronics for computer systems, and his M.S. and B.S. degrees from Rochester Institute of Technology.

## Embedded Tutorial 2

Thursday April 9

1:05 PM - 2:05 PM

Nob Hill Room

### Efficient In-Memory Computing AI Chip Hardware-Software Co-Design



**Prof. Deliang Fan**

*Arizona State University, Tempe, AZ*

#### **Summary:**

In-memory computing is becoming a promising solution to overcome the well-known ‘memory-wall’ challenge, through directly processing the data within memory where data is stored. Therefore, it will reduce massive power hungry data traffic between computing and memory units, leading to significant improvement of entire system performance and energy efficiency. Many different memory technologies have been explored for the design of compute-in-memory (CIM) or in-memory computing (IMC), such as emerging post-CMOS Magnetic Random Access Memory (MRAM), Resistive RAM (ReRAM), or silicon based Static Random Access Memory (SRAM) and Dynamic RAM (DRAM), etc. In this talk, Prof. Deliang Fan, from Arizona State University (ASU), will present state-of-the-art research in energy efficient and intelligent cross-layer in-memory computing AI chip design spanning from new memory technologies, compute-in-memory circuit & chip design demos, and hardware-aware AI model optimization.

#### **About Deliang Fan**

Dr. Deliang Fan is currently an Associate Professor in the School of Electrical, Computer and Energy Engineering, Arizona State University, Tempe, AZ, USA. He received his M.S. and Ph.D. degrees in Electrical and Computer Engineering from Purdue University, West Lafayette, IN, USA, in 2012 and 2015, respectively. Dr. Fan's primary research interests include AI Hardware, Digital Chip Design, Efficient AI algorithm, In-Memory Computing Circuits and Architecture, Adversarial and Trustworthy AI System. Dr. Fan is the co-founder of an AI chip startup. Dr. Fan has authored around 190 peer-reviewed international journal/conference research papers. He is the receipt of National Science Foundation Career Award, best paper award of 2019 ACM Great Lakes Symposium on VLSI, 2018 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), and 2017 IEEE ISVLSI, best IP paper award of 2022 Design Automation and Test in Europe (DATE). His research works were also nominated as best paper candidate 2021 Design Automation Conference (DAC), 2019 Asia and South Pacific Design Automation Conference (ASPDAC) and 2019 International Symposium on Quality Electronic Design (ISQED). He is also the TPC Chair/Co-Chair of ISQED 2023-2026, chair of iMACAW@DAC 2022-2025, technical area chair of DAC 2021/2025, GLSVLSI 2019-2022, ISQED 2019-2022. He served as technical reviewers for 30+ international journals/conferences, such as Nature Electronics, IEEE TNNLS, TVLSI, TCAD, TNANO, TC, TCAS, etc. He also served as the Technical Program Committee member of DAC, ICCAD, HPCA, MICRO, AAAI, WACV, GLSVLSI, ISVLSI, ASP-DAC, etc. Dr. Fan served as the guest editor of IEEE Transactions on Very Large Scale Integration Systems (TVLSI), IEEE Journal on Emerging and Selected Topics in Circuits and Systems, IEEE Transactions on Emerging Topics in Computing (TETC), Frontiers in Physics, etc. Dr. Fan is a senior member of IEEE and ACM. Please refer to his research website for more details: <https://faculty.engineering.asu.edu/dfan/>

## ISQED 2026 Program

---

### SESSION 1A

Wednesday April 8

Emerging transistors and circuits

Chair: Rasit Topaloglu, Adeia

10:15AM

#### 1A.1

52 **Inter-Pixel Binary Edge-Detection (IPBED) Array**

*Md Rahatul Islam Uday<sup>1</sup>, Md Mazharul Islam<sup>2</sup>, Garrett Rose<sup>1</sup>, Ahmedullah Aziz<sup>1</sup>*

<sup>1</sup>University of Tennessee, Knoxville, <sup>2</sup>The University of Tennessee

10:35AM

#### 1A.2

137 **Fault Tolerant Design of IGZO-based Binary Search ADCs**

*Paula Lozano Duarte<sup>1</sup>, Sule Ozev<sup>2</sup>, Mehdi Tahoori<sup>1</sup>*

<sup>1</sup>Karlsruhe Institute of Technology, <sup>2</sup>ASU

10:55AM

#### 1A.3

105 **Thermal-Aware Compact Modeling and Design-Space Exploration of  $\delta$ -Doped  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFETs for RF Power Electronics**

*Habibullah Khan, Nabasindhu Das, Nidhin Kurian Kalarickal, Kexin Li*

Arizona State University

11:15AM

#### 1A.4

139 **Temperature-Dependent Current–Voltage Model for Emerging GAA NS FETs Using a Physics-Inspired Neural Network**

*Yiming Li, Yun Tai, Min-Hui Chuang*

National Yang Ming Chiao Tung University

*11:35AM*

**1A.5**

144 **Pioneering the Use of Response Surface Modeling for Complementary Field-Effect Transistors Design and Optimization**

*Yu-Wen Xu and Yiming Li*

National Yang Ming Chiao Tung University

---

## SESSION 1B

Wednesday April 8

### Foundations of Cryptographic Hardware Security

Chair: **Sergiu Mosanu**, University of Virginia

10:15AM

#### 1B.1

#### **OK-BMM: A Power-Performance-Efficient Overlap-Free Karatsuba Based Barrett Modular Multiplier for Secure Embedded Systems**

77

*Bhavana S<sup>1</sup>, Keerthana B<sup>2</sup>, Madhav Rao<sup>3</sup>*

<sup>1</sup>International Institute of Information Technology, Bangalore, <sup>2</sup>International Institute of Information Technology Bangalore, <sup>3</sup>International Institute of Information Technology-Bangalore

10:35AM

#### 1B.2

#### **R-BMM: A Reconfigurable Barrett Modular Multiplier Architecture for High-Performance Cryptographic Systems**

147

*Keerthana B<sup>1</sup>, Bhavana S<sup>2</sup>, Madhav Rao<sup>3</sup>*

<sup>1</sup>International Institute of Information Technology Bangalore, <sup>2</sup>International Institute of Information Technology, Bangalore, <sup>3</sup>International Institute of Information Technology-Bangalore

10:55AM

#### 1B.3

#### **A Low-overhead Dilithium-NTT Architecture using Accelerated K-RED Modular Reduction Unit**

92

*Harsh Gupta<sup>1</sup>, Aryan Goyal<sup>1</sup>, Paranjay Dhadwal<sup>1</sup>, Jugal Gandhi<sup>2</sup>, Diksha Shekhawat<sup>3</sup>, M. Santosh<sup>4</sup>, Jai Gopal Pandey<sup>4</sup>*

<sup>1</sup>Birla Institute of Technology and Science (BITS) Pilani Goa Campus, <sup>2</sup>AcSIR at CSIR-CEERI, <sup>3</sup>AcSIR, CSIR-CEERI, <sup>4</sup>CSIR -Central Electronics Engineering Research Institute (CEERI), Pilani, Rajasthan, India

11:15AM

**1B.4**

**STREAMLOCK: Stream Cipher-Enabled Cryptographic Logic Locking**

196 *Nahush Tambe<sup>1</sup>, DHRUVAKUMAR AKLEKAR<sup>2</sup>, Naseeruddin Lodge<sup>2</sup>, Vineet Chadalavada<sup>3</sup>, fareena saqib<sup>2</sup>*

<sup>1</sup>University of North Carolina at Charlotte, <sup>2</sup>UNIVERSITY OF NORTH CAROLINA AT CHARLOTTE, <sup>3</sup>UNC Charlotte

11:35AM

**1B.5**

128 **Hardware-Efficient Compound IC Protection with Lightweight Cryptography**

*Levent Aksoy<sup>1</sup>, Muhammad Munir<sup>1</sup>, Sedat Akleylek<sup>2</sup>*

<sup>1</sup>Tallinn University of Technology, <sup>2</sup>University of Tartu

---



## SESSION 1C

Wednesday April 8

### From Specifications to Silicon: Advanced Verification Across the Hardware Stack

Chair: **Chidhambaranathan Rajamanikkam**, Synopsys

10:15AM

#### 1C.1

- 14 **Specification-Driven INL Generation for Behavioral ADC Models with Controlled Error Injection**

*Thorben Schey<sup>1</sup>, Khaled Karoonlatifi<sup>2</sup>, Michael Weyrich<sup>1</sup>, Andrey Morozov<sup>1</sup>*

<sup>1</sup>University of Stuttgart, <sup>2</sup>Advantest Europe GmbH

10:35AM

#### 1C.2

- 11 **Verifying Hardware Resource Isolation Using Mandatory Access Control**  
*Christopher Nokes<sup>1</sup>, Kostas Amberiadis<sup>2</sup>, D. Richard Kuhn<sup>3</sup>, Edwards Reed<sup>4</sup>, Michael Zuzak<sup>1</sup>*

<sup>1</sup>Rochester Institute of Technology, <sup>2</sup>National Institute of Standards and Technology, <sup>3</sup>Virginia Tech, <sup>4</sup>AESEC Global Services, Inc.

10:55AM

#### 1C.3

- 177 **Scalable Hardware–Software Co-Verification through Linux Driver Reuse: Methodology Validated on USB4 and xHCI Host Controllers.**  
*Suchir Gupta, Amit Sharma, Suneetha Suryadevara, Vishnuvardhan mandala*  
Synopsys

11:15AM

#### 1C.4

- 21 **Cutwidth Decomposition on Circuit-AIGs: Taming Verification Complexity of Arithmetic Circuits**

*Luca Müller<sup>1</sup>, Mohamed Nadeem<sup>2</sup>, Rolf Drechsler<sup>1</sup>*

<sup>1</sup>University of Bremen/DFKI, <sup>2</sup>University of Bremen

## SESSION 2A

Wednesday April 8

### AI and Machine Learning in Hardware Design

Chair: **Sergiu Mosanu**, University of Virginia

*1:40PM*

#### **2A.1**

- 4 **BPINN-EM-Post: Bayesian Physics-Informed Neural Network based Stochastic Electromigration Damage Analysis in the Post-void Phase**

*Subed Lamichhane<sup>1</sup>, Haotian Lu<sup>1</sup>, Sheldon Tan<sup>2</sup>*

<sup>1</sup>University of California, Riverside, <sup>2</sup>University of California at Riverside

*2:00PM*

#### **2A.2**

- 18 **AutoBeaVer: Automating Behavioral Modeling and Verification in Library Characterization with LLM Agents**

*Tianze Wu<sup>1</sup>, Jian Xin<sup>2</sup>, Yuan Wang<sup>2</sup>, Xuliang Yu<sup>1</sup>, Xunzhao Yin<sup>1</sup>, Qianqian Yang<sup>1</sup>, Zuochang Ye<sup>2</sup>, Liang Zhao<sup>1</sup>*

<sup>1</sup>Zhejiang University, <sup>2</sup>Tsinghua University

2:20PM

**2A.3**

- 22 **HeXinTimer: An AI-Enhanced STA Framework Supporting CCS and SI with Signoff Accuracy**

*Chao Yan<sup>1</sup>, Zishu Wu<sup>1</sup>, Jingjia Xu<sup>1</sup>, Boyuan Liu<sup>2</sup>, Xi Chen<sup>1</sup>, Zefeng Wang<sup>3</sup>*

<sup>1</sup>Hexin, <sup>2</sup>Zhejiang University, <sup>3</sup>Huzhou University

2:40PM

**2A.4**

- 134 **Integrating Automatic Prompt Engineering and Vision-Language Model for Pad Defect Classification**

*Yi-Ting Shen<sup>1</sup>, Yan-Hsiu Liu<sup>2</sup>, Yi-Ting Li<sup>1</sup>, Wuqian Tang<sup>1</sup>, Yung-Chih Chen<sup>3</sup>, Hao-Chiang Shao<sup>4</sup>, Chia-Wen Lin<sup>1</sup>, Chun-Yao Wang<sup>1</sup>*

<sup>1</sup>National Tsing Hua University, <sup>2</sup>United Microelectronics Corporation, <sup>3</sup>National Taiwan University of Science and Technology, <sup>4</sup>National Chung Hsing University

3:00PM

**2A.5**

- 194 **Accelerating Post-Quantum Cryptography via LLM-Driven Hardware-Software Co-Design**

*Yuchao Liao, Tosiron Adegbija, Roman Lysecky*

University of Arizona

---

## SESSION 2B

Wednesday April 8

### Detection, Validation, and Reverse Engineering of Malicious Hardware

Chair: **Hossein Sayadi**, California State University, Long Beach

*1:40PM*

#### **2B.1**

78 **Reference-Free EM Validation Flow for Detecting Triggered Hardware Trojans**

*Mahsa Tahghigh and Hassan Salmani*

Howard University

*2:00PM*

#### **2B.2**

79 **Reliable Hardware Trojan Detection for RISC-V Processors using Formal Verification and Automation**

*Czea Sie Chuah<sup>1</sup>, Christian Appold<sup>2</sup>, Tim Leinmüller<sup>2</sup>*

<sup>1</sup>Technical University of Munich, <sup>2</sup>DENSO AUTOMOTIVE Deutschland GmbH

*2:20PM*

#### **2B.3**

148 **BERT-HIT: A Transformer-Based Approach for Hardware Trojan Detection in Gate-Level Netlists**

*Lizi Zhang<sup>1</sup>, Navid Tehrani<sup>1</sup>, Azadeh Davoodi<sup>2</sup>, Rasit Onur Topaloglu<sup>3</sup>*

<sup>1</sup>University of Wisconsin, Madison, <sup>2</sup>University of Wisconsin - Madison, <sup>3</sup>Adeia

2:40PM

**2B.4**

**Reverse Engineering RTL Models from DSP Slices in FPGA Netlists**

145 *Avinash Hegde Kota<sup>1</sup>, Aparajithan Nathamuni-Venkatesan<sup>2</sup>, Ranga Vemuri<sup>3</sup>, John Emmert<sup>2</sup>*

<sup>1</sup>Digital Design Environments Lab, Dept. of ECE, University of Cincinnati, <sup>2</sup>University of Cincinnati, <sup>3</sup>Univ of Cincinnati

3:00PM

**2B.5**

**Security-Aware Printed-Circuit-Board Routing Based on Deep Reinforcement Learning**

131

*Katherine Shu-Min Li<sup>1</sup>, Ching-Han Lai<sup>1</sup>, Fang-Chi Wu<sup>1</sup>, Sying-Jyan Wang<sup>2</sup>*

<sup>1</sup>National Sun Yat-sen University, <sup>2</sup>National Chung Hsing University

---

## SESSION 2C

Wednesday April 8

### AI & Machine Learning Acceleration – Architectures and Co-Design

Chair: **Banafsheh Saber Latibari**, University of Arizona

*1:40PM*

#### **2C.1**

7 **Carbon Emission-Based Sustainability Model For Photonic Neural Network Accelerators**

*Siqin Liu<sup>1</sup>, Avinash Karanth<sup>1</sup>, Ahmed Louri<sup>2</sup>*

<sup>1</sup>Ohio University, <sup>2</sup>George Washington University

*2:00PM*

#### **2C.2**

38 **FlexGO: A Unified Overlay for General Graph Neural Network Acceleration**

*Pramath Balisavira, Rishov Sarkar, Cong Hao*

Georgia Institute of Technology

*2:20PM*

#### **2C.3**

44 **Bhasha-Rupantarika: Algorithm-Hardware Co-design approach for Multi-lingual Neural Machine Translation**

*Mukul Lokhande<sup>1</sup>, Tanushree Dewangan<sup>1</sup>, Sharik Mansoori<sup>2</sup>, Tejas Chaudhari<sup>3</sup>, Akarsh J.<sup>1</sup>, Damayanti Lokhande<sup>4</sup>, Adam Teman<sup>5</sup>, Santosh Vishvakarma<sup>6</sup>*

<sup>1</sup>Indian Institute of Technology Indore, <sup>2</sup>Undergraduate, <sup>3</sup>Indian Institute of Technology, Indore, <sup>4</sup>Independent, <sup>5</sup>Bar-Ilan University, <sup>6</sup>IIT Indore

*2:40PM*

#### **2C.4**

58 **TinyQL: A Quantum Machine Learning Framework at Edge for Resource-Constrained IoT Devices**

*Maurice Ngouen, Mohammad Rahman, Alexander Perez-Pons, Nagarajan Prabakar*

Florida International University

3:00PM

**2C.5**

**167 Hardware Software Co-Optimization for RISC-V Based High-Performance  
Hyperdimensional Computing Architectures**

*Priyanka Agarwal<sup>1</sup>, Arun M<sup>2</sup>, Chandan N S<sup>3</sup>, Shrinidhi Rao<sup>2</sup>, Madhav Rao<sup>2</sup>*

<sup>1</sup>IIT Bangalore, <sup>2</sup>International Institute of Information Technology-

Bangalore, <sup>3</sup>International Institute of Information Technology Bangalore

---

## SESSION PW1

Thursday April 9

### Short Presentation & WIP Session 1

Chair: **Hossein Sayadi**, California State University, Long Beach

9:40AM

#### PW1.1

166 **Sparsity Aware Pre-processing for Systolic Array Dataflow Acceleration**

*Tadikonda Venkata Sai Chaitanya<sup>1</sup>, Bhargav D V<sup>2</sup>, Madhav Rao<sup>2</sup>*

<sup>1</sup>International Insitute of Information Technology-Bangalore, <sup>2</sup>International Institute of Information Technology-Bangalore

9:45AM

#### PW1.2

59 **Cascaded Reservoir Computing for Temporal Sensor Data: Integrating Physical Dynamics with Echo State Networks**

*Md Razuan Hossain<sup>1</sup>, Imran Fahad<sup>2</sup>, Braylen Robinson<sup>2</sup>, Sai Swaminathan<sup>2</sup>, Hritom Das<sup>3</sup>*

<sup>1</sup>Utah Valley University, <sup>2</sup>The University of Tennessee, Knoxville, <sup>3</sup>Oklahoma State University

9:50AM

#### PW1.3

30 **VeriRAG: A Retrieval-Augmented Framework for Automated RTL Testability Repair**

*Haomin Qi, Yuyang Du, Lihao Zhang, Soung Chang Liew, Kexin Chen, Yining Du*  
The Chinese University of Hong Kong

9:55AM

#### PW1.4

9 **Semantic-Guided Test Generation using Fine-Tuned LLMs for Validation of Hardware Accelerators**

*Emma Andrews<sup>1</sup>, Aruna Jayasena<sup>2</sup>, Prabhat Mishra<sup>1</sup>*

<sup>1</sup>University of Florida, <sup>2</sup>University of Tennessee



10:00AM

**PW1.5**

34 **TCAD-Based GGNMOS Digital-Twin for ESD Characterization & Sensitivity Analysis**

*Kunaal Pulli<sup>1</sup>, Mehrdad Nourani<sup>1</sup>, Charvaka Duvvury<sup>2</sup>*

<sup>1</sup>The University of Texas at Dallas, <sup>2</sup>iT2 Technologies

10:05AM

**PW1.6**

53 **HDL-DFGen: A Digital Filter Hardware Description Generation Framework**

*Pedro Pereira<sup>1</sup>, Sergio Bampi<sup>2</sup>, Eduardo Costa<sup>2</sup>*

<sup>1</sup>Universidade Federal do Rio Grande do Sul, <sup>2</sup>UFRGS - Federal Univ. of Rio Grande do Sul

10:10AM

**PW1.7**

61 **Automatic Compact Model Parameter Extraction with an Enhanced Hybrid of Differential Evolution and Nelder-Mead Optimizers**

*Fahad Usmani, Zijian Song, Roberto Tinti*

Keysight Technologies

10:15AM

**PW1.8**

89 **AutoSim: A Declarative Framework for Simulator-Agnostic Hardware Verification Automation**

*Bhagirath K, Dheeraj Pant, Abhishek Tiwari, Vivek Khaneja*

Centre for Development of Advanced Computing

---

## SESSION PW2

Thursday April 9

### Short Presentation & WIP Session 2

Chair: **Farah Ferdaus**, Lamar University

9:40AM

#### **PW2.1**

#### **FSMVison: Semantic Extraction of Finite State Machines from Diagrams via Multimodal AI**

170

*Sagor Chandro Bakchy<sup>1</sup>, Muhammad Aminul Islam<sup>2</sup>, Sazadur Rahman<sup>3</sup>, Md Tauhidur Rahman<sup>1</sup>*

<sup>1</sup>Florida International University, <sup>2</sup>University of New Haven, <sup>3</sup>University of Central Florida

9:45AM

#### **PW2.2**

#### **Multi-Die Concurrent Global Placement with Macro Flipping-aware Wirelength Model for 3D-ICs**

111

*Anh Phan<sup>1</sup>, Cheng-Xun Song<sup>1</sup>, Sheng-Tan Huang<sup>1</sup>, Shao-Yun Fang<sup>1</sup>, Tung-Chieh Chen<sup>2</sup>, Kai-Shun Hu<sup>2</sup>, Chin-Fang Shen<sup>2</sup>*

<sup>1</sup>National Taiwan University Of Science and Technology, <sup>2</sup>Synopsys Taiwan Co., Ltd.,

9:50AM

**PW2.3**

**Modeling Endurance Degradation of VCM-based 1T1R ReRAM Cell for Circuit**

**Simulations**

45

*Supriya Chakraborty<sup>1</sup>, Seyed Hossein Hashemi Shadmehri<sup>2</sup>, Thiago Copetti<sup>2</sup>, Tobias Gemmeke<sup>2</sup>, Leticia Poehls<sup>3</sup>*

<sup>1</sup>RWTH Aachen University, <sup>2</sup>RWTH Aachen University, <sup>3</sup>IHP - Leibniz Institute for High Performance Microelectronics, Frankfurt (Oder), Germany

9:55AM

**PW2.4**

**Monolithic 3D Integration for Null Convention Logic (NCL)-Based Asynchronous**

60 **Circuits**

*Xiameng Zhang<sup>1</sup>, Ashiq Sakib<sup>2</sup>, Kushal Ponugoti<sup>3</sup>, Madhava Sarma Vemuri<sup>1</sup>*

<sup>1</sup>University of Washington Bothell, <sup>2</sup>Southern Illinois University Edwardsville, <sup>3</sup>North Dakota State University

10:00AM

**PW2.5**

**Data Augmentation Strategies for Machine Learning-based Compact Modeling of**

**Emerging Devices**

107

*Diego Ferrer<sup>1</sup>, Md Mazharul Islam<sup>2</sup>, Wei Pan<sup>3</sup>, Juan Mendez Granado<sup>3</sup>, Denis Mamaluy<sup>3</sup>, Ahmedullah Aziz<sup>4</sup>*

<sup>1</sup>The University of Tennessee, Knoxville, <sup>2</sup>The University of Tennessee, <sup>3</sup>Sandia National Laboratory, <sup>4</sup>University of Tennessee, Knoxville

10:05AM

**PW2.6**

87 **A Compact Gray-Code Quantum Read-only Memory for the NISQ Era**

*Hao Yu Lu<sup>1</sup>, Yu-Ting Kao<sup>2</sup>, Yeong-Jar Chang<sup>2</sup>, Chao-Hung Wang<sup>1</sup>, Darsen Lu<sup>1</sup>*

<sup>1</sup>National Cheng Kung University, <sup>2</sup>Industrial Technology Research Institute

10:10AM

**PW2.7**

100 **Trusted Memory Access Monitoring (TMAM): Detecting Fine-Grained DDR4 Access Patterns in FPGA Clouds**

*Vineet Chadalavada<sup>1</sup>, Nahush Tambe<sup>1</sup>, Naseeruddin Lodge<sup>1</sup>, Dhurva Aklekar<sup>1</sup>, fareena saqib<sup>2</sup>*

<sup>1</sup>UNC Charlotte, <sup>2</sup>University of North Carolina at Charlotte

10:15AM

**PW2.8**

132 **Unsupervised Learning Based Hardware Trojan Detection Method for RTL Designs**

*Sying-Jyan Wang<sup>1</sup>, Hou-Cheng Chen<sup>1</sup>, Katherine Shu-Min Li<sup>2</sup>*

<sup>1</sup>National Chung Hsing University, <sup>2</sup>National Sun Yat-sen University

10:20AM

**PW2.9**

28 **Reusing Assertion Properties as Hardware Checkers: Implementation and their Software and Hardware Recovery**

*Czea Sie Chuah<sup>1</sup>, Christian Appold<sup>2</sup>, Tim Leinmueller<sup>2</sup>*

<sup>1</sup>Technical University of Munich, <sup>2</sup>DENSO AUTOMOTIVE Deutschland GmbH

---

## SESSION PW3

Thursday April 9

### Short Presentation & WIP Session 3

Chair: **Sergiu Mosanu**, University of Virginia

9:40AM

#### PW3.1

68 **Detecting Hardware Trojans in Quantum Circuits Based on CodeBERT model**

*Min-Chao Huang<sup>1</sup>, Chin-Wei Tien<sup>2</sup>, Sy-Yen Kuo<sup>1</sup>*

<sup>1</sup>National Taiwan University, <sup>2</sup>Trend Micro

9:45AM

#### PW3.2

130 **Unsupervised Detection of Ring-Oscillator Hardware Trojans via Autoencoder Power Analysis**

*Oyshi Sarker<sup>1</sup> and Jaya Dofe<sup>2</sup>*

<sup>1</sup>California State University Fullerton, <sup>2</sup>California State University

9:50AM

#### PW3.3

141 **Characterizing On-Chip Variability of Anderson PUF**

*Quoc Huy Lieu<sup>1</sup> and Jaya Dofe<sup>2</sup>*

<sup>1</sup>California State University Fullerton, <sup>2</sup>California State University

9:55AM

**PW3.4**

**TrackGNN: A Highly Parallelized and Self-Adaptive GNN Accelerator for Track Reconstruction on FPGAs**

5

*Shuyang Li<sup>1</sup>, Hanqing Zhang<sup>2</sup>, Ruiqi Chen<sup>3</sup>, Bruno da Silva<sup>3</sup>, Giorgian Borca-Tasciuc<sup>4</sup>, Dantong Yu<sup>5</sup>, Cong Hao<sup>1</sup>*

<sup>1</sup>Georgia Institute of Technology, <sup>2</sup>Zhejiang University, <sup>3</sup>Vrije Universiteit Brussel, <sup>4</sup>Rensselaer Polytechnic Institute, <sup>5</sup>New Jersey Institute of Technology

10:00AM

**PW3.5**

36

**Enhanced Hybrid Temporal Computing Using Deterministic Summations for Ultra-Low-Power Accelerators**

*Sachin Sachdeva<sup>1</sup>, Jincong Lu<sup>1</sup>, Wantong Li<sup>1</sup>, Sheldon Tan<sup>2</sup>*

<sup>1</sup>University of California, Riverside, <sup>2</sup>University of California at Riverside

10:05AM

**PW3.6**

162

**POSEIDON: A Posit-Optimized Out-of-Order Processor with Transformer Acceleration for Edge Devices**

*Niranjan Gopal<sup>1</sup>, Gaurav Nayak<sup>2</sup>, Harshvardhan Mishra<sup>3</sup>, Madhav Rao<sup>4</sup>*

<sup>1</sup>International Institute of Information Technology Bangalore, <sup>2</sup>IITB, <sup>3</sup>IIIT-B, <sup>4</sup>International Institute of Information Technology-Bangalore

10:10AM

**PW3.7**

**Real-Time Edge Semantics for Drone Swarms via FPGA Perception and On-Device**

179 **LLMs**

*Zhaoqi Wang, Wade Fortney, Peter Forcha, Yu Feng, Gabriel Bendix, Christophe Bobda*

University of Florida

10:15AM

**PW3.8**

**RACFlow: An Evolutionary Framework for Compact Reconfigurable Approximate Circuits**

188

*Bhargav D V and Madhav Rao*

International Institute of Information Technology-Bangalore

10:20AM

**PW3.9**

1 **Active Interposers for High Bandwidth Memory**

*Andres Ayes and Eby Friedman*

University of Rochester

---

## SESSION 3A

Thursday April 9

### Advanced Circuit Modeling and Analysis

Chair: **Rouwaida Kanj**, Synopsys/American University of Beirut

10:45AM

#### 3A.1

19 **Effective Capacitance Modeling Using Graph Neural Networks**

*Eren Dogan and Matthew Guthaus*

University of California, Santa Cruz

11:05AM

#### 3A.2

**Gate-Level Average Power Estimation from RTL Activity with Graph Neural Network**

124 *Ssu-Chen Chang<sup>1</sup>, Yung-Chih Chen<sup>2</sup>, Chun-Yao Wang<sup>3</sup>, Jian-Meng Yang<sup>4</sup>, Pei-Ying Liu<sup>5</sup>*

<sup>1</sup>National Taiwan University of Science and Technology, <sup>2</sup>National Taiwan University of Science and Technology; Arculus System Co. Ltd., <sup>3</sup>Dept. CS, National Tsing Hua University, <sup>4</sup>Arculus System, <sup>5</sup>MicroIP

11:25AM

#### 3A.3

**Multi-Node Timing and Power Estimation with Adapter-Based Transfer Learning**

129 *Luis Humberto Pena Trevino<sup>1</sup>, Eric Guerra Ribeiro<sup>2</sup>, Lirida Naviner<sup>1</sup>, Fady*

*Abouzeid<sup>2</sup>, Philippe Roche<sup>2</sup>*

<sup>1</sup>Télécom Paris, <sup>2</sup>STMicroelectronics

11:45AM

#### 3A.4

**Efficient High-Sigma Yield Analysis based on the Deep Ensemble Framework with**

160 **Active learning and Augmentation**

*Younghun Park<sup>1</sup>, Kang Hun Kim<sup>1</sup>, Jun Seo Jung<sup>1</sup>, Daehwan Lho<sup>2</sup>, Honggyoo*

*Ahn<sup>2</sup>, Woncheol Lee<sup>2</sup>, Taehoon Kim<sup>2</sup>, Juho Kim<sup>1</sup>*

<sup>1</sup>Sogang University, <sup>2</sup>SK Hynix Inc.



12:05PM

**3A.5**

185 **Parasitics-Aware Framework for Integrated OTA Sizing and Layout Synthesis in FinFET Technologies**

*Endalk Gebru, Subhadip Ghosh, Ramesh Harjani, Sachin S. Sapatnekar*  
University of Minnesota

---

## SESSION 3B

Thursday April 9

### NN Acceleration & Dataflow Optimization

Chair: **Rasit Topaloglu**, Adeia

*10:45AM*

#### **3B.1**

10 **Accelerating Machine Learning Applications through Optimized Tensor Decompositions**

*Emma Andrews and Prabhat Mishra*

University of Florida

*11:05AM*

#### **3B.2**

39 **Harmony: A Hardware-Mapping Co-Exploration Framework for Hybrid CIM-based Vision Transformer Accelerator**

*Yihang Zuo<sup>1</sup>, Zexin Fu<sup>2</sup>, Cong Wang<sup>3</sup>, Yuchao Wu<sup>4</sup>, Jiayi Huang<sup>2</sup>, Yuzhe Ma<sup>2</sup>*

<sup>1</sup>Arizona State University, <sup>2</sup>The Hong Kong University of Science and Technology (Guangzhou), <sup>3</sup>The Hong Kong University of Science and Technology(Guangzhou), <sup>4</sup>The Hong Kong University of Science and Technology

11:25AM

**3B.3**

126 **BiKA: Kolmogorov-Arnold-Network-inspired Ultra Lightweight Neural Network Hardware Accelerator**

*Yuhao Liu<sup>1</sup>, Salim Ullah<sup>2</sup>, Akash Kumar<sup>1</sup>*

<sup>1</sup>Ruhr University Bochum, <sup>2</sup>Ruhr-Universität Bochum

11:45AM

**3B.4**

152 **Cross-Layer Co-Optimized LSTM Accelerator for Real-Time Gait Analysis**

*Mohammad Hasan Ahmadilivani<sup>1</sup>, Levent Aksoy<sup>2</sup>, Mohammad Eslami<sup>3</sup>, Alar Kuusik<sup>2</sup>, Jaan Raik<sup>2</sup>*

<sup>1</sup>Tallinn University of Tehnology, <sup>2</sup>Tallinn University of Technology, <sup>3</sup>Department of Computer Systems, Tallinn University of Technology

12:05PM

**3B.5**

156 **Mixed-Precision Booth Factored Systolic Array Design for Accelerating Neural Networks**

*Sneha Dandekar<sup>1</sup>, Bhavana S<sup>2</sup>, Madhav Rao<sup>1</sup>*

<sup>1</sup>International Institute of Information Technology-Bangalore, <sup>2</sup>International Institute of Information Technology, Bangalore

---

## SESSION 3C

Thursday April 9

### Security for AI and AI for Security

Chair: **Ahmedullah Aziz**, The University of Tennessee, Knoxville

10:45AM

#### 3C.1

- 212 **Cross-Layer Security Through Multi-Level Cell Memories from Hardware Obfuscation to AI Model Protection**

*Miran Tobar<sup>1</sup>, Hassan Nassar<sup>2</sup>, Joerg Henkel<sup>3</sup>*

<sup>1</sup>Karlsruhe Institute of Technology, <sup>2</sup>Karlsruher Institut für Technologie, <sup>3</sup>KIT

11:05AM

#### 3C.2

#### **Is Mamba Reliable for Medical Imaging?**

- 213 *Banafsheh Saber Latibari<sup>1</sup>, Najmeh Nazari<sup>2</sup>, Daniel Brignac<sup>1</sup>, Hossein Sayadi<sup>3</sup>, Houman Homayoun<sup>4</sup>, Abhijit Mahalanobis<sup>1</sup>*

<sup>1</sup>University of Arizona, <sup>2</sup>UC Davis, <sup>3</sup>California State University Long Beach, <sup>4</sup>University of California Davis

11:25AM

#### 3C.3

- 214 **Leaking at the Edge: EM Side-Channel Input Recovery on Edge TPU**

*Simon Pankner, Dennis Gnad, Vincent Meyers, Mehdi Tahoori*

Karlsruhe Institute of Technology (KIT)

11:45AM

**3C.4**

215 **Evolving Landscape of Attacks on AI Hardware and Robust Defenses**

*Habibur Rahaman, Sudipta Paria, Atri Chatterjee, SWARUP BHUNIA*  
University of Florida

12:05PM

**3C.5**

**Fine-Grained Patching via Contention Balancer: A Practical Mitigation Strategy for Spectre Vulnerabilities Using SpecScope Contention Maps**

219 *Najmeh Nazari<sup>1</sup>, Banafsheh Saber Latibari<sup>2</sup>, Behnam Omidi<sup>3</sup>, Hosein Mohammadi Makrani<sup>1</sup>, Fatemeh Movafagh<sup>4</sup>, Seyedelahe Hosseini Imeni<sup>5</sup>, Chongzhou Fang<sup>6</sup>, Khaled khasawneh<sup>3</sup>, Houman Homayoun<sup>1</sup>, Hossein Sayadi<sup>7</sup>*

<sup>1</sup>UC Davis, <sup>2</sup>University of Arizona, <sup>3</sup>George Mason University, <sup>4</sup>Simon Fraser University, <sup>5</sup>University of California Davis, <sup>6</sup>Rochester Institute of Technology, <sup>7</sup>California State University, Long Beach

---

## SESSION 4A

Thursday April 9

### Innovative Design Methodologies and Frameworks

Chair: Jay Dholakia, AMD

*2:10PM*

#### **4A.1**

#### **Design for Manufacturing and Assembly for Heterogeneous Integration Using Micro-**

#### **94 Transfer Printing**

*Robert Fischbach<sup>1</sup>, Ronny Frevert<sup>2</sup>, Andreas Krinke<sup>1</sup>, Sebastian Wicht<sup>3</sup>, Jens Lienig<sup>1</sup>*

<sup>1</sup>Dresden University of Technology, <sup>2</sup>X-FAB Dresden GmbH & Co. KG, <sup>3</sup>X-FAB Semiconductor Foundries

*2:30PM*

#### **4A.2**

#### **GRPO with State Mutations: Improving LLM-Based Hardware Test Plan Generation**

**125** *Dimple Kochar<sup>1</sup>, Nathaniel Pinckney<sup>2</sup>, Guan-Ting Liu<sup>3</sup>, Chia-tung Ho<sup>4</sup>, Chenhui Deng<sup>4</sup>, Haoxing Ren<sup>2</sup>, Brucek Khailany<sup>4</sup>*

<sup>1</sup>Massachusetts Institute of Technology, <sup>2</sup>NVIDIA Corporation, <sup>3</sup>NVIDIA Research, <sup>4</sup>Nvidia

2:50PM

**4A.3**

**Thor: Towards General Directed Circuit Graph Encoder with Sample-Efficient Graph**

146 **Contrastive Learning**

*Wencheng Zou<sup>1</sup>, Yiran Xia<sup>2</sup>, Haoyu Wang<sup>3</sup>, Pan Li<sup>3</sup>, Nan Wu<sup>1</sup>*

<sup>1</sup>George Washington University, <sup>2</sup>Hong Kong University of Science and Technology, <sup>3</sup>Georgia Institute of Technology

3:10PM

**4A.4**

**Area-Oriented Threshold Logic Circuit Synthesis Using Negative Weights**

138 *Yu-Chuan Yen<sup>1</sup>, Fu-Cheng Cai<sup>1</sup>, Yi-Ting Li<sup>1</sup>, Wuqian Tang<sup>1</sup>, Yung-Chih Chen<sup>2</sup>, Ihao Chen<sup>3</sup>, Chun-Yao Wang<sup>1</sup>*

<sup>1</sup>National Tsing Hua University, <sup>2</sup>National Taiwan University of Science and Technology, <sup>3</sup>Incentia Design Systems Inc.

---

## SESSION 4B

Thursday April 9

### Fault, Memory, and Physical Attacks on Hardware Systems

Chair: **Rouwaida Kanj**, Synopsys/American University of Beirut

2:10PM

#### 4B.1

#### Descrambling the Scrambler: Experimental Extraction of Data Scrambling Keys in

103 **COTS NAND Flash**

*Matchima Buddhanoy<sup>1</sup>, Habib Ur Rahman<sup>1</sup>, Aleksandar Milenkovic<sup>2</sup>, Sudeep Pasricha<sup>1</sup>, Biswajit Ray<sup>1</sup>*

<sup>1</sup>Colorado State University, <sup>2</sup>The University of Alabama in Huntsville

2:30PM

#### 4B.2

#### Characterization of the Stability of DRAM Read Disturbances

80

*Roberto Capoferri<sup>1</sup>, Alessandro Barengi<sup>2</sup>, Luca Breveglieri<sup>1</sup>, Khalil Gammoh<sup>3</sup>, Niccolò Izzo<sup>3</sup>, Gerardo Pelosi<sup>1</sup>*

<sup>1</sup>Politecnico di Milano, <sup>2</sup>Politecnico di Milano - DEIB, <sup>3</sup>Micron

2:50PM

#### 4B.3

48 **Power-Off Laser Attack Against Bulk Built-in Current Sensors**

*Raphael Viera, No Backert, Jean-Max Dutertre*

Mines Saint-Etienne



3:10PM

**4B.4**

- 164 **An Efficient Memory Cell Flipping Technique Under Covert Channel Attacks**  
*Prokash Ghosh<sup>1</sup>, Sundeep Agrawal<sup>1</sup>, Sonali Dulange<sup>1</sup>, Subhajit Dutta Chowdhury<sup>2</sup>*  
<sup>1</sup>AMD Inc, USA, <sup>2</sup>AMD

3:30PM

**4B.5**

- 192 **CRISP: Platform-Agnostic Unified Reconfigurable Hardware Security Primitive**  
*Atri Chatterjee, Sudipta Paria, Aritra Dasgupta, Habibur Rahaman, Baibhab Chatterjee, SWARUP BHUNIA*  
University of Florida
-

## SESSION 4C

Thursday April 9

### Neuromorphic Computing

Chair: **Farah Ferdous**, Lamar University

*2:10PM*

#### **4C.1**

204 **Enabling Lightweight and Efficient Edge Inference for Identifying Radio Modulation**

*Kang Jun Bai<sup>1</sup> and Michelle Jiang<sup>2</sup>*

<sup>1</sup>Air Force Research Laboratory, <sup>2</sup>Carnegie Mellon University

*2:30PM*

#### **4C.2**

210 **Robustness Analysis of Neuromorphic Embodied AI Robot for Associative Learning against Adversarial Stickers**

*Tianze Liu<sup>1</sup>, Kang Jun Bai<sup>2</sup>, Hongyu An<sup>1</sup>*

<sup>1</sup>Michigan Technological University, <sup>2</sup>Air Force Research Laboratory

*2:50PM*

#### **4C.3**

211 **Heterogeneous Compute-in-Memory Fabrics for Efficient, Scalable Edge Inference and Learning**

*Luqi Zheng, Zeshu Wang, Shuting Du, Mufeng Chen, Amir Massah Bavani, Haitong Li*  
Purdue University

3:10PM

**4C.4**

202 **S-OPTQ: Rapid Quantization for Spiking Vision Transformers**

*Zaidao Mei and Qinru Qiu*

Syracuse University

3:30PM

**4C.5**

**Agentic AI for Chip Design Verification: Failure Modes, Metrics, and Coverage Closure**

218 *Noah Marosok<sup>1</sup>, Marcus Halm<sup>2</sup>, Kevin Immanuel Gubbi<sup>2</sup>, Mohammadnavid Tarighat<sup>2</sup>, Neusha Javidnia<sup>3</sup>, Soheil Zibakhsh-Shabgahi<sup>1</sup>, Ke Huang<sup>4</sup>, Setareh Rafatirad<sup>5</sup>, Hossein Sayadi<sup>6</sup>, Farinaz Koushanfar<sup>7</sup>, Houman Homayoun<sup>5</sup>*

<sup>1</sup>University of California, San Diego, <sup>2</sup>University of California, Davis, <sup>3</sup>UC San Diego, <sup>4</sup>San Diego State University, <sup>5</sup>University of California Davis, <sup>6</sup>California State University, Long Beach, <sup>7</sup>University of California San Diego

---

## SESSION 5A

Friday April 10

### Quantum and memory technology and circuits

Chair: **Rasit Topaloglu**, Adeia

8:40AM

#### 5A.1

##### 17 **Delay Register Minimization in RSFQ Circuits**

*Chi-En Hsu and Wai-Kei Mak*

Department of Computer Science, National Tsing Hua University

9:00AM

#### 5A.2

##### 161 **The Art of Optimizing T-Depth for Quantum Error Correction in Large-Scale Quantum Computing**

*Avimita Chatterjee<sup>1</sup>, Archisman Ghosh<sup>2</sup>, Swaroop Ghosh<sup>1</sup>*

<sup>1</sup>Pennsylvania State University, <sup>2</sup>The Pennsylvania State University

9:20AM

#### 5A.3

##### 84 **ULTRARAM: An Emerging Memory Technology for NVM and Low-Power Neuromorphic Systems**

*Abhishek Kumar<sup>1</sup>, Peter D. Hodgson<sup>2</sup>, James Ashforth-Pook<sup>3</sup>, Manus Hayne<sup>2</sup>, Avirup Dasgupta<sup>4</sup>*

<sup>1</sup>University of California Berkeley, <sup>2</sup>Lancaster University, <sup>3</sup>QuInAs Technology Limited, <sup>4</sup>Indian Institute of Technology Roorkee

9:40AM

#### 5A.4

##### 191 **Design and Simulation of Long-Retention Capacitorless 1T-DRAM Using Experimentally Calibrated Process and Device Simulations**

*Shao-Han Cheng<sup>1</sup>, Chun-Hung Wang<sup>1</sup>, Fu-Chang Hsu<sup>2</sup>, Yao-Jen Lee<sup>1</sup>, Yiming Li<sup>1</sup>*

<sup>1</sup>National Yang Ming Chiao Tung University, <sup>2</sup>NEO Semiconductor Inc.

## SESSION 5B

Friday April 10

### Memory Systems, Approximate Computing, and System-Level Optimization

Chair: **Farah Ferdaus**, Lamar University

8:40AM

#### 5B.1

##### 8 **Multi-Level Cell Memory Driven Efficient Cache Organization**

*Binu Christopher<sup>1</sup>, Rwicheck Sarker<sup>1</sup>, Vivek Bhasi<sup>2</sup>, Sumitha George<sup>1</sup>*

<sup>1</sup>North Dakota State University, <sup>2</sup>The Pennsylvania State University

9:00AM

#### 5B.2

##### 43 **PEARL: Page Migration for Efficient Hybrid Memory Systems using Adaptive and Lightweight Reinforcement Learning**

*Jash Vipul Ratanghayra, Aswathy N S, Hemangee Kapoor*

Indian Institute of Technology Guwahati

9:20AM

#### 5B.3

##### 75 **Bit-Flexible Systolic Architecture: Optimizing Processing Elements with Application-Specific Floating-Point Truncation**

*Dantu Nandini Devi<sup>1</sup> and Madhav Rao<sup>2</sup>*

<sup>1</sup>International Institute of Information Technology Bangalore, <sup>2</sup>International Institute of Information Technology-Bangalore

9:40AM

#### 5B.4

##### 90 **VAE-Enabled Design Space Exploration for Heterogeneous Approximate Matrix Multiplication Accelerators**

*Niranjana Gopal<sup>1</sup>, Nishith Akula<sup>2</sup>, Madhav Rao<sup>3</sup>*

<sup>1</sup>International Institute of Information Technology Bangalore, <sup>2</sup>International Institute of Information Technology, Bangalore, <sup>3</sup>International Institute of Information Technology-Bangalore

10:00AM

**5B.5**

**Crossing the Layers and Dotting the Details: Systematic Exploration of Near-Memory Computing**

122

*Riselda Kodra<sup>1</sup>, Rafael Medina Morillas<sup>2</sup>, Marina Zapater<sup>3</sup>, Giovanni Ansaloni<sup>1</sup>, David Atienza<sup>4</sup>*

<sup>1</sup>EPFL, <sup>2</sup>ETH Zurich, <sup>3</sup>University of Applied Sciences Western Switzerland (HES-SO), <sup>4</sup>École Polytechnique Fédérale de Lausanne (EPFL)

---

## SESSION 5C

Friday April 10

### Neuromorphic and Approximate Computing Hardware for Next-Generation AI

Chair: **Sergiu Mosanu**, University of Virginia

*8:40AM*

#### **5C.1**

#### **BM-HPR Mul: Error Tolerant Hardware Efficient Booth Modified High Precision**

150 **Redundant Multiplier**

*Chandan N S<sup>1</sup>, Yerasi Manoj Reddy<sup>1</sup>, Madhav Rao<sup>2</sup>*

<sup>1</sup>International Institute of Information Technology Bangalore, <sup>2</sup>International Institute of Information Technology-Bangalore

*9:00AM*

#### **5C.2**

99 **A Low-Power Analog Spiking Neural Network with On-Chip Learning**

*Kiruthikan Sithampanathan and Jeffery Dix*

University of Arkansas

*9:20AM*

#### **5C.3**

#### **Hardware-Efficient and Precision-Aware FP16 Approximate Multipliers: A**

76 **Probabilistic Approach**

*Bindu G Gowda<sup>1</sup> and Madhav Rao<sup>2</sup>*

<sup>1</sup>International Institute of Information Technology, Bangalore, <sup>2</sup>International Institute of Information Technology-Bangalore

9:40AM

**5C.4**

98 **A 4 Transistor eDRAM-Based Content Addressable Memory**

*Kayode Adebunmi<sup>1</sup> and Akhilesh Jaiswal<sup>2</sup>*

<sup>1</sup>University of Wisconsin Madison, <sup>2</sup>University of Wisconsin-Madison

10:00AM

**5C.5**

**Design Space Exploration of Soft-Error-Tolerant SRAMs for Compute-in-Memory Accelerators**

217 *Jinane Bazzi<sup>1</sup>, Rachid Jami<sup>2</sup>, Hicham Masri<sup>2</sup>, Ahmad Alayan<sup>2</sup>, Rouwaida Kanj<sup>3</sup>, Mohammed Fouda<sup>4</sup>, Ahmed Eltawil<sup>1</sup>*

<sup>1</sup>King Abdullah University of Science and Technology, <sup>2</sup>AUB, <sup>3</sup>Synopsys, <sup>4</sup>Rain Neuromorphics Inc.

---



## SESSION 6A

Friday April 10

### Timing and Placement Optimization Techniques

Chair: **Chidhambaranathan Rajamanikkam**, Synopsys

*10:30AM*

#### **6A.1**

23 **Timing-Aware Placement Algorithm for Rapid Single-Flux-Quantum Circuits**

*Zhaoting Zhang, Pengming Chen, Zepeng Li, Genggeng Liu*

Fuzhou University

*10:50AM*

#### **6A.2**

32 **Hybrid GCN-CNN Framework for Fast Timing-driven Layer Assignment in Global Routing**

*Sai Harika Julakanti and Vidya A. Chhabria*

Arizona State University

11:10AM

**6A.3**

**Cost-Effective Co-Optimization of SoC Partitioning and Global Chiplet Placement for 2.5D Integration**

121

*Chou-Yen-Chih Li<sup>1</sup>, Chih-Yu Li<sup>1</sup>, Yung-Chih Chen<sup>2</sup>, Liang-Chia Cheng<sup>3</sup>*

<sup>1</sup>National Taiwan University of Science and Technology, <sup>2</sup>National Taiwan University of Science and Technology; Arculus System Co. Ltd., <sup>3</sup>Industrial Technology Research Institute

11:30AM

**6A.4**

**Advanced Techniques for NP3-Boolean Matching: Leveraging Multi-bit Ports and Reverse Engineering to Minimize Search Space**

136

*Kai-Po Hsu<sup>1</sup>, Yi-Ting Li<sup>1</sup>, Fu-Cheng Cai<sup>2</sup>, Chia-Feng Chien<sup>1</sup>, Wuqian Tang<sup>2</sup>, Ting-Yu Ku<sup>1</sup>, Yu-Chen Cheng<sup>1</sup>, Tsung-Han Lai<sup>1</sup>, Cheng-Lung Wang<sup>1</sup>, Yi-Ting Shen<sup>1</sup>, Kuan-Ling Chou<sup>1</sup>, Zi-Wei Huang<sup>1</sup>, Tao-Chun Huang<sup>1</sup>, Tzu-Li Hsu<sup>1</sup>, Yung-Chih Chen<sup>3</sup>, Shih-Chieh Chang<sup>1</sup>, Ting-Chi Wang<sup>1</sup>, TingTing Hwang<sup>1</sup>, Chun-Yao Wang<sup>1</sup>*

<sup>1</sup>National Tsing Hua University, <sup>2</sup>National Tsing Hua Univer, <sup>3</sup>National Taiwan University of Science and Technology

11:50AM

**6A.5**

**VHDLBench — a Dataset with Rich Contextual Relationships for Training Custom LLMs**

163

*Arpit Sakhreliya and Manoj Franklin*  
University of Maryland, College park

## SESSION 6B

Friday April 10

### Security and Robustness of Machine Learning Hardware

Chair: **Farah Ferdaus**, Lamar University

*10:30AM*

#### **6B.1**

157 **Tiny Changes, Big Drops: Unveiling Security Vulnerabilities in ML Accelerators**

*Filip Grimsholm<sup>1</sup>, Cassandra Westergren<sup>1</sup>, Mahdi Fazeli<sup>1</sup>, Ahmad Patooghy<sup>2</sup>*

<sup>1</sup>Halmstad University, <sup>2</sup>North Carolina A&T State University

*10:50AM*

#### **6B.2**

109 **GBFA: Gradual Bit-Flip Fault Attack on Graph Neural Network Accelerators**

*Sanaz Kazemi and Sai Manoj Pudukotai Dinakarrao*

George Mason University

*11:10AM*

#### **6B.3**

123 **Ralts: Robust Aggregation for Enhancing Graph Neural Network Resilience on Bit-flip Errors**

*Wencheng Zou and Nan Wu*

George Washington University

11:30AM

**6B.4**

**A Data-Free Membership Inference Attack on Federated Learning in Hardware**

104 **Assurance**

*Gijung Lee<sup>1</sup>, Wavid Bowman<sup>1</sup>, Olivia Dizon-Paradis<sup>1</sup>, Reiner Dizon-Paradis<sup>1</sup>, Ronald Wilson<sup>2</sup>, Damon Woodard<sup>2</sup>, Domenic Forte<sup>2</sup>*

<sup>1</sup>Florida Institute for National Security, University of Florida, <sup>2</sup>University of Florida

11:50AM

**6B.5**

35 **CELLM: Confidential and Efficient Lightweight LLM Inference in TEEs**

*Hui Feng, Ben Dong, Qian Wang*

University of California, Merced

---

## SESSION 6C

Friday April 10

### Emerging AI workloads on NPUs

Chair: **Shamik Kundu**, Intel

10:30AM

#### 6C.1

### 222 Intelligence Per Watt: A Study of Local Intelligence Efficiency

*Avanika Narayan*

Stanford University

10:50AM

#### 6C.2

### 220 An Automated Compilation Flow for Efficient GNN Inference on Edge Heterogeneous Platform

*Haoyang Fan<sup>1</sup>, Sameh Gobriel<sup>2</sup>, Naveena Padmaraju<sup>2</sup>, Chaunte Lacewell<sup>2</sup>, Viktor Prasanna<sup>1</sup>*

<sup>1</sup>University of Southern California (USC), <sup>2</sup>Intel Labs

11:10AM

#### 6C.3

### 221 Uncertainty-Guided Adaptive Model Hopping for Efficient Object Tracking on Edge Devices

*Divake Kumar<sup>1</sup>, Amanda Rios<sup>2</sup>, Nilesh Ahuja<sup>2</sup>, Omesh Tickoo<sup>2</sup>, Amit Trivedi<sup>3</sup>*

<sup>1</sup>AEON Lab, AEON Lab, University of Illinois Chicago, <sup>2</sup>Intel Corp., <sup>3</sup>AEON Lab, University of Illinois Chicago

11:30AM

#### 6C.4

### 223 FUSE: A Framework for Unified System Evaluation of Accuracy in Edge Inference Accelerators

*Shamik Kundu<sup>1</sup>, Arnab Raha<sup>2</sup>, Deepak Mathaikutty<sup>2</sup>*

<sup>1</sup>Intel Corporation, <sup>2</sup>Intel Labs

11:50AM

**6C.5**

**Closing the Loop: Overcoming the Tool-Feedback Gap in Agentic Hardware Design**

216 *Mohammadnavid Tarighat<sup>1</sup>, Kevin Immanuel Gubbi<sup>1</sup>, Neusha Javidnia<sup>2</sup>, Noah Marosok<sup>2</sup>, Soheil Zibakhsh-shabgahi<sup>2</sup>, Marcus Halm<sup>3</sup>, Mahdi Pirayesh Shirazi Nejad<sup>3</sup>, Setareh Rafatirad<sup>4</sup>, Farinaz Koushanfar<sup>5</sup>, Houman Homayoun<sup>4</sup>*

<sup>1</sup>University of California, Davis, <sup>2</sup>Department of Electrical and Computer Engineering, University of California San Diego, La Jolla, CA 92093, <sup>3</sup>Department of Electrical and Computer Engineering, University of California Davis, Davis, CA 95616, <sup>4</sup>University of California Davis, <sup>5</sup>University of California San Diego

---

## SESSION 7A

Friday April 10

### Hyperdimensional, Neuromorphic, and Robust Cognitive Computing Hardware

Chair: **Rouwaida Kanj**, Synopsys/American University of Beirut

*12:55PM*

#### **7A.1**

- 29 **A Mixed-Signal Neuromorphic Accelerator for Energy Efficient Inference in Event-Based Neural Network Models**

*Armin Abdollahi<sup>1</sup>, Mehdi Kamal<sup>1</sup>, Massoud Pedram<sup>2</sup>*

<sup>1</sup>University of Southern California, <sup>2</sup>USC

*1:15PM*

#### **7A.2**

- 81 **Training Once, Deploy Anywhere: Defect-Robust Memristor Accelerators without Re-Training**

*Rejina Maharjan and Chao Lu*

Southern Illinois University Carbondale

*1:35PM*

#### **7A.3**

- 106 **RouteHD: A Routing-Aware FPGA Accelerator for HDC Classification**

*Abdullah Sahruri, Alaaddin Goktug Ayar, Sercan Aygun, Martin Margala*

University of Louisiana at Lafayette

1:55PM

**7A.4**

193 **Multi-Stage Compression of Machine Learning Models**

*Nahyeon Kim and Prabhat Mishra*

University of Florida

2:15PM

**7A.5**

199 **Early Class Exclusion in Hyperdimensional Computing**

*Rémy Duboucheix<sup>1</sup>, Mohsen Asghari<sup>1</sup>, Sébastien Le Beux<sup>1</sup>, Otmane Ait Mohamed<sup>1</sup>, Ron Mankarious<sup>2</sup>*

<sup>1</sup>Concordia University, <sup>2</sup>PolarSat Inc.

---



## SESSION 7B

Friday April 10

### System-Level and Supply-Chain Security for Trusted Computing

Chair: **Banafsheh Saber Latibari**, University of Arizona

*12:55PM*

#### **7B.1**

- 71 **Security-Quality Scorecard: A Comprehensive Framework for Quantitative Evaluation of Quantitative Evaluation of Hardware-Enforced Boot Chain Security**

*Hyunmin Kim*

TII

*1:15PM*

#### **7B.2**

- 97 **Proteus: A Morpheus II Extension for System-Level Moving-Target Defense and Key-Exposure Hardening**

*Jeremy Knickerbocker<sup>1</sup>, Syed Rafay Hasan<sup>2</sup>, Amr Hilal<sup>1</sup>, Mohammad Ashiqur Rahman<sup>3</sup>*

<sup>1</sup>Tennessee Tech University, <sup>2</sup>Tennessee Tech Univesity, <sup>3</sup>Florida International University

*1:35PM*

#### **7B.3**

- 172 **A System-Level Design-Space Exploration of Security for Systems-on-Chip**

*Abigail Butka, Antonio Hendricks, Christophe Bobda*

University of Florida

*1:55PM*

#### **7B.4**

- 13 **DUA: Detection of Unrecognized Applications Using One-Class SVM in NoC-Based SoCs**

*Andrea Galimberti<sup>1</sup>, Katsuaki Nakano<sup>2</sup>, Rohan Purkait<sup>2</sup>, Amlan Ganguly<sup>2</sup>, Michael Zuzak<sup>2</sup>, Mark Indovina<sup>2</sup>, Sai Pudukotai Dinakarrao<sup>3</sup>, William Fornaciari<sup>1</sup>, Davide Zoni<sup>1</sup>*

<sup>1</sup>Politecnico di Milano, <sup>2</sup>Rochester Institute of Technology, <sup>3</sup>George Mason University

2:15PM

**7B.5**

159 **Shadow Integrity Control (sic)**

*Amirreza Hashemi<sup>1</sup>, Hans Liljestrand<sup>2</sup>, Carlos China Perez<sup>3</sup>, Jan-Erik Ekberg<sup>3</sup>*

<sup>1</sup>Huawei Technologies/Aalto University, <sup>2</sup>Huawei Technologies, Finland, <sup>3</sup>Huawei Technologies

---

## SESSION 7C

Friday April 10

### EdgeAI and Applications

Chair: **Soheil Salehi**, University of Arizona

12:55PM

#### 7C.1

##### **MOTION: ML-Assisted On-Device Low-Latency Motion Recognition**

205 *veeramani pugazhenth<sup>1</sup>, Wei-hsiang Chu<sup>2</sup>, Junwei Lu<sup>2</sup>, Jadya Miyahira<sup>2</sup>, Mahdi Eslamimehr<sup>3</sup>, Pratik Satam<sup>1</sup>, Rozhin Yasaei<sup>1</sup>, Soheil Salehi<sup>4</sup>*

<sup>1</sup>university of arizona, <sup>2</sup>University of California, <sup>3</sup>Quandary Peak

Research, <sup>4</sup>Department of Electrical and Computer Engineering, University of Arizona

1:15PM

#### 7C.2

206 **Lightweight Heart Rate Variability Estimation Using PPG Signals**

*Ben Brown and Chongzhou Fang*

Rochester Institute of Technology

1:35PM

#### 7C.3

207 **A Rapid Pipeline for Training and Deploying ML Models on WeBe Band**

*Edwin Kay<sup>1</sup>, Asmita Asmita<sup>1</sup>, Houman Homayoun<sup>1</sup>, Mahdi Eslamimehr<sup>2</sup>*

<sup>1</sup>UC Davis, <sup>2</sup>Quandary Peak Research

1:55PM

**7C.4**

208 **Scalable Security Monitoring on Chiplet-Based Systems**

*Pooya Aghanoury<sup>1</sup>, Sneha Swaroopa<sup>1</sup>, Dao Xian Ding<sup>1</sup>, Farshad Firouzi<sup>2</sup>, Nader Sehatbakhsh<sup>1</sup>*

<sup>1</sup>UCLA, <sup>2</sup>ASU

2:15PM

**7C.5**

209 **Edge AI-based Anomaly Behavior Analysis for Industrial Control Systems**

*Zhanglong Yang<sup>1</sup>, Qinxuan Shi<sup>1</sup>, Yu-Zheng Lin<sup>2</sup>, Soheil Salehi<sup>3</sup>, Pratik Satam<sup>2</sup>, Sicong Shao<sup>1</sup>*

<sup>1</sup>University of North Dakota, <sup>2</sup>University of Arizona, <sup>3</sup>Department of Electrical and Computer Engineering, University of Arizona

**CALL FOR PAPERS**



**28<sup>th</sup> International Symposium on  
QUALITY ELECTRONIC DESIGN**

**April 2027. Santa Clara, CA**



**Paper Submission Deadline: Sept. 9, 2026**

**Acceptance Notifications: Dec. 5, 2026**

**Final Camera-Ready paper: Jan. 10, 2027**

A pioneer and leading interdisciplinary electronic design and semiconductor conference ISQED accepts and promotes papers in following areas:

- ❖ *IoT and Cyber-Physical systems*
- ❖ *Cognitive Computing in Hardware*
- ❖ *IP Design, quality, interoperability and reuse*
- ❖ *Advanced 3D ICs & 3D Packaging*
- ❖ *FPGA Architecture, Design, and CAD*
- ❖ *Robust & Power-conscious Circuits & Systems*
- ❖ *Advanced & 3D IC Packaging Technology*
- ❖ *Hardware Security*
- ❖ *PCB and PWB Technology & Manufacturing*
- ❖ *Circuit & System Design*
- ❖ *EDA Methodologies, Tools, Flows*
- ❖ *Semiconductor & Nano Technology*
- ❖ *Test & Verification*
- ❖ *Design for Test*

SQED papers have been published in IEEE Xplore and conference proceedings and indexed in Scopus and EI.



**INNNOVOTEK<sup>®</sup>**

**IC DESIGN & TEST  
RESOURCES & LOGISTICS**

***[www.innovotek.com](http://www.innovotek.com)***