Vehireles, Quaintum Computing

Final Program



2024 25th International Symposium on

QUALITY ELECTRONIC DESIGN

April 3-5, 2024
Seven Hills Conference Center
San Francisco State University
San Francisco, CA US

International Society for Quality Electronic Design Copyright© ISQED. All rights reserved. www.ISQED.com









Corporate Sponsors



Technical Sponsors







ISQED'24 is produced and sponsored by the International Society for Quality Electronic Design Copyright © 2024 All rights reserved

WELCOME TO ISQED'24

It is with great enthusiasm that we, on behalf of the ISQED conference and technical committees, extend a warm welcome to all attendees of the 25th anniversary of the International Symposium on Quality Electronic Design (ISQED'24). This year, we commemorate a quarter-century of innovation, leadership, and continuous dialogue on the crucial role of Quality Electronic Design (QED) in navigating the complexities of modern semiconductor technologies.

Embracing the spirit of inclusivity and accessibility, ISQED'24 continues to adopt a hybrid format, combining the best of inperson engagement with the flexibility of virtual participation. This approach allows us to convene at the esteemed Seven Hills Conference Center at San Francisco State University, located at 800 Font Blvd, San Francisco, CA 94132, while extending our reach to a global audience.

Over the past 25 years, ISQED has emerged as a vanguard in advocating for QED principles, contributing significantly to the advancement of semiconductor technology design. As we celebrate this landmark anniversary, ISQED'24 is dedicated to furthering this legacy, offering an expansive program featuring keynotes, panels, tutorials, and more than 100 peer-reviewed papers that echo our commitment to excellence in electronic design.

This year's symposium is supported by the technical sponsorship of esteemed IEEE societies—namely, the Electron Devices Society, and the Circuits and Systems Society—as well as the collaboration with ACM/SigDA. Reflecting our ongoing commitment to scholarly excellence, all conference proceedings and papers will be made available in the IEEE Xplore digital library and indexed by Scopus.

ISQED'24 is tailored to address the pivotal trends that are shaping the future of our industry, including Al/ML, Autonomous Vehicles, Security, IoT, and Quantum Computing. Our curated program encompasses two keynote speeches, embedded tutorials, a panel discussion, and a multitude of peer-reviewed technical papers, spotlighting emerging innovations in electronic circuit and system design, automation, testing, verification, and beyond.

The enthusiasm and quality of submissions for this year's conference have been exceptional, leading to a two and a half-day technical program that features four parallel sessions. Over 100 peer-reviewed papers will be presented, highlighting cutting-edge developments across various domains, including sensors, security, semiconductor technologies, and cyber-physical systems. Adhering to our hybrid format, all technical presentations, plenary sessions, panel discussions, and tutorials will be accessible both in-person and virtually, ensuring a comprehensive and inclusive experience for all participants from April 3-5, Pacific Daylight Time (PDT).

We are profoundly grateful to our corporate sponsors, Innovotek and Silicon Valley Polytechnic Institute, for their generous support, which has been crucial in bringing the vision of ISQED'24 to life. Their contribution not only facilitates this year's conference but also nurtures the future of quality electronic design.

Welcome to ISQED'24—where tradition meets innovation at the crossroads of a shared vision for a future defined by excellence in electronic design.

General Chair Cindy Yi Virginia Tech

Special Sessions Co-Chair *Mimi Xie*The University of Texas at San Antonio

Panels Chair Ahmedullah Aziz The University of Tennessee, Knoxville Tutorials Chair Zhen Zhou Intel Corporation

Hossein Savadi

Publication Chair
Paul Wesling
Hewlett Packard (retired)

Technical Program Chair

California State University, Long Beach

Technical Program Co- Chair Deliang FanArizona State University

Tutorials Co-Chair Hechen Wang Intel Corporation

ISQED Founder & Chair Ali A. Iranmanesh Silicon Valley Polytechnic Institute

ISQED'24 Best Papers

3A.2

Toward Early Stage Dynamic Power Estimation: Exploring Alternative Machine Learning Methods and Simulation Schemes

Philipp Fengler*†, Sani Nassif†‡, Ulf Schlichtman*
*Chair of Electronic Design Automation; †Institute for Advanced Study,

†Technical University of Munich, Germany

5A.5

Reprogrammable Time-Domain RRAM Based Vector Matrix Multiplier for In-Memory Computing

Bipul Boro, Rushik Parmar, Ashvinikumar Dongre, Gaurav Trivedi Indian Institute of Technology Guwahati, Assam, India

5B.1

AutoAnnotate: Reinforcement Learning based Code Annotation for High Level Synthesis

Hafsah Shahzad*, Ahmed Sanaullah†, Sanjay Arora†,
Uli Drepper†, Martin Herbordt*
*ECE Dept., Boston University †Red Hat, Inc.

6B.1

EASI-CiM: Event-driven Asynchronous Stream-based Image Classifier with Compute-in-Memory Kernels

Rahul Sreekumar¹, Minseong Park¹, Mohammad Nazmus Sakib¹, Bhupendra Singh Reniwal², Kyusang Lee1, Mircea R Stan¹

¹University of Virginia, ²Indian Institute of Technology Jodhpur

Authors of best papers are acknowledged during the morning plenary session on Wednesday April 3. ISQED'24 best papers are sponsored by Silicon Valley Polytechnic Institute.

ISQED'24 Organizing Committee

Program Chair
Hossein Sayadi
California State University

California State University, Long Beach

Tutorials Co-Chair Hechen Wang Intel Corporation

General Chair Cindy Yi Virginia Tech Program Co-Chair Deliang Fan

Arizona State University

Panel Chair Ahmedullah Aziz

The University of Tennessee,

Knoxville

Publication Chair Paul Wesling

Hewlett Packard (Retired)

Tutorials Chair Zhen Zhou Intel Corporation

Special Sessions Chair

Mimi Xie

The University of Texas at San Antonio

Plenary Chair Ali A. Iranmanesh

Silicon Valley Polytechnic Institute

TECHNICAL PROGRAM COMMITTEES

Cognitive Computing Hardware (CCH)

Caiwen Ding, University of Connecticut (Chair)
Zhen Zhou, Intel Corp (Co-Chair)

Committee Members:

Divya Akella Kamakshi - NVIDIA Hongyu An - Michigan Technological University Kang Jun Bai - Air Force Research Laboratory Weidong Cao - The George Washington University

ong Cao - The George Washington Universit Gourav Datta - Amazon Deliang Fan - Johns Hopkins University

Haowen Fang - Synopsys Doo Seok Jeong - Hanyang University

Hao Jiang - San Francisco State University

Mehdi Kamal - University of Southern California Xiaolong Ma - Clemson University

Xiaolong Ma - Clemson University Gopal Raut - CDAC Bangalore

Ao Ren - Chongqing University

Ishan Thakkar - University of Kentucky Dongkuan Xu - North Carolina State University

igkuan Xu - North Carolina State University Cindy Yang Yi - Virginia Tech

Miao Yin - University of Texas at Arlington

Geng Yuan - University of Georgia

Design Test and Verification (DTV)

Deepashree Sengupta, Synopsys Inc. (Chair) Chidhambaranathan Rajamanikkam, Synopsys (Co-Chair)

Committee Members:

George Alexiou - Univ. Of PATRAS Serge Demidenko - Sunway University

Deliang Fan - Arizona State University Patrick Girard - LIRMM / CNRS

Chrysovalantis Kavousianos - Department of Computer Science and Engineering, University of Ioannina

Dimitris Nikolos - University of Patras Ernesto Sanchez - Politecnico di Torino Yiorgos Tsiatouhas - University of Ioannina Miroslav Velev - Aries Design Automation

Arnaud Virazel - LIRMM

TECHNICAL PROGRAM COMMITTEES

(continued)

Electronic Design Automation Tools and Methodologies (EDA)

Srinivas Katkoori, University of South Florida (Chair) Srini Krishnamoorthy, Intel Corp. (Co-Chair)

Committee Members: Abishai Daniel - Micron **Dhruva Ghai - ORIENTAL UNIVERSITY INDORE** Zhong Guan - UC Santa Barbara

Xinfei Guo - Shanghai Jiao Tong University Sandeep Hari - Uhnder Inc

Shih-Hsu Huang - Chung Yuan Christian University Sheikh Ariful Islam - University of Texas Rio Grande Valley

Anand Iyer - Microsoft

Yu-Min Lee - National Yang Ming Chiao Tung University Zhixing Li - Synopsys

Rung-Bin Lin - Yuan Ze University

Bin Lin - Cadence Design Systems

Rajeev Murgai - Synopsys India Pvt. Ltd.

Murthy Palla - Synopsys Inc.

Chidhambaranathan Rajamanikkam - Utah State University

Andre Reis - UFRGS

Emre Salman - Stony Brook University

Ioannis Savidis - Drexel University

Jia Wang - Illinois Institute of Technology

Hua Xiang - IBM Research

Kexin Yang - Google

Richard Yarnell - University of Central Florida

Huan Yu - Apple

Rui Zhang - Cadence Design Systems

Lining Zhang - Peking University

System-level Design and Methodologies (SDM)

Bo Yuan, Rutgers University (Chair) Jeff Zhang, Arizona State University (Co-Chair)

Committee Members:

Mohamad Hammam Alsafrjalani - University of Miami

Sourav Das - Intel Corporation

Fabiano Hessel - PUCRS

Hana Kubatova - Czech Technical University in Prague

Abdulrahman Mahmoud - Harvard University

Carlos Moratelli - UFSC

Sergiu Mosanu - University of Virginia

Antonio Nunez - University of Las Palmas GC

Jan Schmidt - Czech Technical University in Prague

Jihee Seo - Synopsys

Vaibhav Verma - Qualcomm

Sai Qian Zhang - New York University

TECHNICAL PROGRAM COMMITTEES

(continued)

Circuit Design, 3D Integration and Advanced Packaging (ICAP)

Abhronil Sengupta, The Pennsylvania State University (Chair) Rouwaida Kanj, Synopsys/American University of Beirut(on Leave) (Co-Chair) Harsh Patel, Rivos Inc. (Co-Chair)

Committee Members:

Ali Afzali-Kusha - University of Tehran Amit Agarwal - Intel Corporation Iraklis Anagnostopoulos - Southern Illinois University Carbondale Kirti Bhanushali - Cadence Design Systems Karan Bhatia - Texas Instruments, Inc. Paulo Butzen - Universidade Federal do Rio Grande Sul Yuanging Cheng - Beihang University **Tobias Gemmeke - RWTH Aachen University** Na Gong - University of South Alabama Ankur Guha Roy - Broadcom Inc. Steven Hsu - Intel Corp. Manjunath Kareppagoudr - Advanced Micro Devices inc Dae Hyun Kim - Washington State University **Rakesh Kumar - Ampere Computing** Jin-Fu Li - National Central University Rakeshkumar Mahto - California State University, Fullerton Maruthi Mukkannaiah - iota Biosciences Vojin Oklobdzija - University of California Davis **Praveen Prabha - Marvell Semiconductor** Suyash Ranjan - Qualcomm Joseph Riad - Micron Technology Thilo Sauter - Danube University Krems **Ioannis Savidis - Drexel University** Ali Shahi - GlobalFoundries Hechen Wang - Intel Labs Yanchao Wang - Broadcom zhichao Zhang - Intel Zhen Zhou - Intel Corp Amir Zjajo - Innatera Nanosystems

Special Sessions (SS)

Mimi Xie, The University of Texas at San Antonio (Chair) Hossein Sayadi, California State University, Long Beach (Co-Chair)

WIP - Work in Progress

Hossein Sayadi, California State University, Long Beach (Chair) Deliang Fan, Johns Hopkins University (Co-Chair) Cindy Yang Yi, Virginia Tech (Co-Chair)

TECHNICAL PROGRAM COMMITTEES

(continued)

Hardware and System Security (HSS)

Hassan Salmani, Howard University (Chair) Ujjwal Guin, Auburn University (Co-Chair)

Committee Members:

Kanad Basu - University of Texas at Dallas Alvaro Cintas Canto - Marymount University Avani Dave - Intel Corp. Inc

Caiwen Ding - University of Connecticut Jaya Dofe - California State University

Yinghua Hu - Synopsys

Chenglu Jin - CWI Amsterdam

Jan Moritz Joseph - RWTH Aachen University

Kyle Juretus - Villanova University

Everton Matos - Technology Innovation Institute

Mehran Mozaffari Kermani - University of South Florida

Debdeep Mukhopadhyay - Department of Computer Science and Engineering, Indian Institute of Technology Kharagpur

Seetharam Narasimhan - Nvidia Corp

Hammond Pearce - University of New South Wales

Md Tauhidur Rahman - Florida International University

Biswajit Ray - Colorado State University

Francesco Regazzoni - University of Amsterdam and ALaRI - USI

Amin Rezaei - California State University, Long Beach

Soheil Salehi - Department of Electrical and Computer Engineering, University of Arizona

fareena sagib - University of North Carolina at Charlotte

Zhijie Shi - University of Connecticut

Dominik Sisejkovic - Corporate Research, Robert Bosch GmbH, Germany

Benjamin Tan - University of Calgary

Sara Tehranipoor - West Virginia University

Jiafeng Xie - Villanova University

Lian Zeng - Infineon Techologies

Jiliang Zhang - Hunan University

Emerging Device and Process Technologies and Applications (EDPT)

Rasit Onur Topaloglu, topallabs & Marist College (Chair)
Lan Wei, University of Waterloo (Co-Chair)

Committee Members:

Shaahin Angizi - New Jersey Institute of Technology

Ahmedullah Aziz - University of Tennessee, Knoxville

Arijit Banerjee - Advanced Micro Devices

Sumeet Gupta - Purdue University

Vita Pi-Ho Hu - National Taiwan University

Huamin Li - University at Buffalo

Chun-Yu Lin - National Yang Ming Chiao Tung University

Ankita Mohapatra - Associate Professor

Mehran Mozaffari Kermani - University of South Florida

Chenyun Pan - University of Texas at Arlington

Kun Qian - GLOBALFOUNDRIES

Ujwal Radhakrishna - Texas Instruments Inc.

Arman Roohi - University of Nebraska - Lincoln

Sonal Shreya - Aarhus University

Yanan Sun - Department of Micro-Nano Electronics, Shanghai Jiao Tong University

Jinhui Wang - University of South Alabama

Mustafa Berke Yelten - Istanbul Technical University

GENERAL INFORMATION

GENERAL INFORMATION ISOED'24

April 3-5, 2024 Seven Hills Conference Center San Francisco State University

AWARDS & RECOGNITIONS

Wednesday April 3, 8:40 AM - 9:00 AM
Track A - Nob Hill Room

Best Paper Awards

Recipients of the ISQED'24 Best Paper Awards will be recognized in this segment of the program. The best papers are shown in Page 2 of this document.

Keynotes Keynote 1P.1

Wednesday, April 3, 9:00 AM - 9:35 AM

Cross-Layer Optimization of Energy Harvesting and Storage

Naehyuck Chang
Executive Vice President, Samsung SDI America

Keynote 1P.2

Wednesday, April 3, 11:45 AM - 12:20 PM

Why we did not have flying cars for 100 years

Jim Dukhovny CEO, Alef Aeronautics

Panel Discussion

Wednesday, April 3, 3:15 PM - 4:45 PM
Track A - Nob Hill Room

AI Hardware: Opportunities and Challenges

In the contemporary fabric of our civilization, artificial intelligence (AI) has emerged as a pivotal force, permeating various facets of our daily lives. Its significance lies in its ability to augment human capabilities, streamline processes, and catalyze breakthroughs in fields ranging from healthcare to finance. As Al applications become increasingly sophisticated, the importance of dedicated hardware tailored to meet the unique computational demands of these intelligent systems has come to the forefront. The growing complexity of AI algorithms, particularly in the realm of deep learning, necessitates specialized hardware architectures. Such dedicated AI hardware serves as the backbone for processing vast amounts of data and executing intricate calculations with remarkable speed and efficiency. This optimized hardware not only accelerates the training and inference processes but also contributes to the scalability and practicality of Al applications. As Al continues to evolve, researchers are uncovering novel algorithms and models that push the boundaries of what is achievable. In this dynamic landscape, the hardware supporting AI must adapt and innovate to fully realize the potential of emerging technologies. The symbiotic relationship between Al advancements and specialized hardware underscores the critical role that hardware research plays in shaping the trajectory of artificial intelligence, ensuring its seamless integration into the fabric of our technologically driven civilization. Embark on a riveting exploration of Al hardware with our expert panel. Explore the expansive potential of advanced processors and innovative accelerators, dissecting the intricate landscape that defines artificial intelligence hardware. Seasoned experts guide the audience through the dual lens of opportunities and challenges, addressing key facets such as scalability, energy efficiency, and the symbiotic interplay with software. This panel promises a compelling journey into the forefront of Al hardware, where challenges are viewed as gateways to innovation, shaping the future of computational prowess. Join us for a captivating exploration of the evolving landscape at the intersection of hardware technology and artificial intelligence.

Panelists:

Arnab Raha - Intel

Garrett S. Rose - University of Tennessee Knoxville Akhilesh Jaiswal - University of Wisconsin Madison Syed Shakib Sarwar - Meta Inc. Cindy Yi - Virginia Tech

Modedrator & Chair:

Ahmedullah Aziz - University of Tennessee Knoxville

GENERAL INFORMATION

Embedded Tutorials

Chair & Moderators:

Zhen Zhou - Intel (Chair) **Hechen Wang -** Intel (Co-Chair)

Track A - Nob Hill Room Tutorial 1

Wednesday, April 3, 12:25 PM -1:25 PM

Advanced Packaging for Heterogenous Integration

Tolga Acikalin

Intel Labs

Tutorial 2

Thursday April 4, 1:05 PM -2:05 PM

Securing Ubiquitous Devices with Lightweight Circuit Primitives

Prof. Kaiyuan Yang

Rice University

TECHNICAL SESSIONS

There are a total of 20 paper sessions held on Wednesday to Friday. Technical sessions are held in the format of three parallel tracks **A**, **B**, **C** located respectively in Nob Hill Room, Russian Hill Room, and Mt. Davidson room.

ON-SITE REGISTRATION

Tentative time schedule of on-site registration is as follows:


Wednesday, April 3, 8:00 AM - 2:00 PM Thursday, April 4, 8:00 AM - 12:00 PM

Registration desk location will be at the conference center lobby.

Seven Hills Conference Center


ISQED'24 conference will be held in Seven Hills Conference Center, located in San Francisco State University, 800 Font Blvd, San Francisco, CA 94132.

If you are using navigator the best address to use is: 796 state drive, San Francisco, CA 94132. (Note: make sure to use Google Maps app) At the end of State Drive is the Public Parking Lot ("Lot 20"). Parking is \$6.25 for less than 2 hours, and \$10 for 2+ hours. Pay stations on each floor accept \$1, \$5 and \$10 bills as well as credit/debit cards. Be advised, pay stations do not provide change. Please have exact amount. From the garage, Seven Hills' entrance can be accessed from State Drive by walking Southwest towards the A.S. Children's Center and taking the staircase beside it up one flight. Wheelchair access: go past the A.S. Children's Center and take a left onto the path. Follow to the entrance to the Seven Hills Conference Center.



8

UNIVERSITY MAP & CONFERENCE CENTER LOCATION+



PROGRAM AT A GLANCE

WEDNESDAY APRIL 3

Please note all shown times are Pacific Daylight Time (PDT)

Wednesday, April 3, 2024

					WE	DNESDA	AY APRIL 3	3				
15:15pm-16:45pm		15:10pm-15:15pm	13:30pm-15:10pm	13:25pm-13:30pm	12:25pm-13:25am	11:40am-12:25pm	10:20am–11:40am	10:10am-10:20am	9:35am–10:10am	9:00am-9:35am	8:40am–9:00am	
Al Hardware: Opportunities and Challenges	Panel Discussion - (Track A - Nob Hill Room)		Session 2A (Nob Hill Room) Upstream Synthesis and Machine Learning		Embedded Tutorial 1 (Track A) Advanced Packaging for Heterogenous Integration Presenter: Tolga Acikalin, Intel Labs	ISQED Lunch Keynote Why we did not have flying cars for 100 years Jim Dukhovny, CEO, Alef Aeronautics	Session 1A (Nob Hill Room) Novel Integrated Circuits and Systems			Keynote: Cross-Layer Optimization of Energy Harvesting and Storage Naehyuck Chang, Executive Vice President, Samsung SDI America	Introduction, Committee Recognitions, Best Paper Awards	Plenary Session 1: (Track A- Nob Hill Room)
hallenges	ob Hill Room)	Break	Session 2B (Russian Hill Room) Hardware Trojan Attacks and Detection	Break	nous Integration	s for 100 years utics	Session 1B (Russian Hill Room) Rapid Circuit Simulation, Verification and Test	Break	rgy Harvesting and Storage President, Samsung SDI America	ergy Harvesting and Storage President, Samsung SDI America	nitions, Best Paper Awards	b Hill Room)
			Session 2C (Mt. Davidson Room) DNN Acceleration				Session 1C (Mt. Davidson Room) Hardware Security Primitives					

PROGRAM AT A GLANCE

THURSDAY APRIL 4

Thursday, April 4, 2024

Please note all shown times are Pacific Daylight Time (PDT)

	14:10nm-15:50nm	14:05pm-14:10pm	13:05pm-14:05pm	12:25pm-13:05	10:45am–12:25pm	10:35am-10:45am	9:40am-10:35am	9:35am-9:40am	9:00am–9:35am	8:45am–9:00am	
Automation	Session 4A (Nob Hill Room) Advances in Physical Design		Securing Ubiquitous Devices with Lightweight Circuit Primitives Presenter: Kaiyuan Yang, Rice University	Lun Embedded Tutorial 2 (Track A - Nob Hill Room)	Session 3A (Nob Hill Room) Simulation and Estimation Automation		Session PW1 (Nob Hill Room, Track A) Poster & WIP Session 1		Keynote: Reflections on Microelectronic and Microelectrom Implementing Emerging Technologies Clare D. Thiem, Air Force Research Laboratory/R/TB	Welcome	Plenary Session 2: (Track A - Nob Hill Room)
Side channel Signals in	Session 4B (Russian Hill Room)	Break	Lightweight Circuit Primitives ersity	Lunch Break Nob Hill Room)	Session 3B (Russian Hill Room) Novel Computing	Break	Session PW2 (Russian Hill Room, Track B) Poster & WIP Session 2	Break	Keynote: Reflections on Microelectronic and Microelectromechanical Technologies and the Challenges of Implementing Emerging Technologies Clare D. Thiem, <i>Air Force Research Laboratory/RITB</i>		bb Hill Room)
Next Generation IoT	Session 4C (Mt. Davidson Room)				Session 3C (Mt. Davidson Room) Algorithms, Architectures, and Circuits for Efficient Al/ML Computing		Session PW3 (Mt. Davidson Room, Track C) Poster & WIP Session 3		nologies and the Challenges of		

FRIDAY APRIL 5

Friday, April 5, 2024

Please note all shown times are Pacific Daylight Time (PDT)

10:45am–12:05pm	10:40am-10:45am	9:00am-10:40am	
Session 6A (Nob Hill Room) FAQ: FPGAs, Accelerators, Quantum		Session 5A (Nob Hill Room) Emerging Computing Paradigms	
Session 6B (Russian Hill Room) Al Accelerator Hardware Design	Break	Session 5B (Russian Hill Room) Learning on the Edge	
Session 6C (Mt. Davidson Room) Quantum Computing		Session 5C (Mt. Davidson Room) Al for Cyber Security	

ISQED Keynote 1P.1

Wednesday April 3 9:00 AM - 9:35 AM

Room: Nob Hill

Cross-Layer Optimization of Energy Harvesting and Storage



Naehyuck Chang
Executive Vice President, Samsung SDI America

The use of energy harvesting is mandatory for carbon-neutral ecosystems. For portable systems, energy harvesting makes it possible to operate them without full-capacity batteries. Energy harvesting generally lacks load-following capability; harvesting-storage-use is a typical energy harvesting system structure. Appropriate power conversion processes are commonly used during the transition between harvesting, storage, and use. Material and device research is the mainstream for energy harvesting, which provides fundamental solutions for more efficient energy harvesting. However, proper system-level management is also vital. This talk will introduce several cross-layer optimization practices of the harvesting-storage-use systems for a range of applications, from wearable devices to electric vehicles and grid-connected energy storage systems. First, we will introduce the online reconfiguration of photovoltaic arrays combating partial shading with examples of stationary and onboard energy harvesting for electric vehicles. We will also mention the online reconfiguration of thermoelectric device arrays dealing with the temperature gradient of the vehicle radiator. Second, we will address radical cross-layer optimization of a wearable solar energy harvesting system, deleting the entire storage and conversion processes. We demonstrate that aggressive dynamic power management can delete the energy storage and power converters. While load following is a typical setup of the energy harvesting system, such a radical cross-layer optimization makes the load (a UV detector) follow the energy harvesting of a photovoltaic cell. Finally, we will introduce solar energy harvesting with energy storage, one of the most promising ways to overcome the Duck Curve.

About Naehyuck Chang

Naehyuck Chang is an Executive Vice President at Samsung SDI America. He was the previous Head of Development at Samsung SDI Headquarters from 2021 to 2023. Dr. Chang was in charge of all the automotive and energy-storage product developments, from cells to systems. From 1997 to 2014, he was with the Department of Computer Science and Engineering at Seoul National University. Since 2014, he has been a Full Professor at the Department of Electrical Engineering, Korea Advanced Institute of Science and Technology. Dr. Chang is a Fellow of the ACM and a Fellow of IEEE for his contributions to low-power systems. Dr. Chang is a member of the National Academy of Engineering of Korea. Dr. Chang's research interests include low-power cyber-physical systems and Design Automation of Things, such as systematic design and optimization of fuel cell systems, energy storage systems, electric vehicles, drones, and energy harvesting. Dr. Chang is specifically interested in mobility electrification in terms of design, optimization, and management of the power, energy, and lifetime of the battery cells. Dr. Chang was the Chair and the Past Chair of the ACM Special Interest Group on Design Automation. Dr. Chang was the TPC Co-Chair of DAC 2016, ASP-DAC 2015, ICCD 2014, CODES+ISSS 2012, and ISLPED 2009, and the General Co-Chair of VLSI-SoC 2015, ICCD 2015 and 2014, and ISLPED 2011. He was the recipient of the 2014 ISLPED Best Paper Award, the 2011 SAE Vincent Bendix Automotive Electronics Engineering Award, the 2011 Sinyang Academic Award, the 2009 IEEE SSCS International SoC Design Conference Seoul Chapter Award, and various ISLPED Low-Power Design Contest Awards in 2002, 2003, 2004, 2007, 2012, 2014, and 2017, respectively. Dr. Chang was the Editor-in-Chief of the ACM Transactions on Design Automation of Electronics Systems. He was an Associated Editor for the IEEE Transactions on VLSI, IEEE Transactions on CAD, ACM Transactions on Embedded Computing Systems, IEEE Embedded Systems Letters, and IEEE Transactions on Circuits and Systems Part I.

ISQED Keynote 1P.2

Wednesday April 3 11:45 AM - 12:20 PM Room: Nob Hill

Why we did not have flying cars for 100 years



Jim Dukhovny
CEO, Alef Aeronautics

For more than a hundred years, the concept of flying cars has captured the imagination of innovators, engineers, and the general populace, promising a revolution in how we perceive personal and city travel. However, despite the long-held aspirations and technological progress, our cityscapes are yet to witness the bustling activity of airborne vehicles that many had envisioned. In his keynote speech, Jim Dukhovny, CEO of Alef Aeronautics, provides an insightful analysis into why the vision of flying cars has not materialized over the past century, dissecting the intricate array of technical, regulatory, and societal obstacles that have impeded their fruition. The presentation delves into the substantial barriers that have historically derailed this innovation. It highlights the formidable engineering feats required to produce vehicles that are both airworthy and road-ready, ensuring safety, efficiency, and reliability, alongside navigating the complex regulatory frameworks that oversee both airspace and terrestrial mobility. This exploration sheds light on the numerous elements that have maintained flying cars as a futuristic concept rather than a present-day reality.

About Jim Dukhovny

Jim Dukhovny is the CEO of Alef Aeronautics, a sustainable electric transportation company that is designing and developing the world's first flying car. Dukhovny has received education from UC Berkeley, Santa Clara University, and Stanford University. Influenced by his father, Leonid Dukhovny, a well-known singer-songwriter, poet, scientist, and avid science fiction lover, Jim Dukhovny has created a number of organizations spanning the entertainment, software, and non-profit industries. Among his notable achievements, Dukhovny cofounded and led startups such as Intellectual Casino, Transcoder, DjWizard Presents, was the president of the Science Fiction Society of Silicon Valley and contributed to the architecture of Windows 10, Walmart's online imaging system, and a number of Yahoo products. In 2015, Dukhovny, together with Constantine Kisly, Pavel Markin, and Oleg Petrov, founded Alef Aeronautics to develop the world's first flying car. The prototype of this car successfully debuted in 2022 and through pre-sales became the world's best-selling aircraft in 2023.

ISQED Keynote 2P.1

Thursday April 4
9:00 AM - 9:35 AM
Room: Nob Hill

Reflections on Microelectronic and Microelectromechanical Technologies and the Challenges of Implementing Emerging Technologies



Clare D. Thiem
Air Force Research Laboratory (AFRL)

Mr. Clare D. Thiem's keynote at ISQED'24, titled "Reflections on Microelectronic and Microelectromechanical Technologies and the Challenges of Implementing Emerging Technologies," provides a comprehensive exploration of the complex landscape surrounding the integration of emerging technologies into microelectronic and microelectromechanical systems. Leveraging extensive expertise cultivated at the Air Force Research Laboratory (AFRL), Mr. Thiem offers nuanced insights into the multifaceted challenges and opportunities inherent in this dynamic domain. By examining the intricate interplay between technological innovation and practical implementation, Thiem equips attendees with invaluable perspectives and strategies essential for navigating the ever-evolving landscape of modern engineering.

About Clare D. Thiem

Mr. Thiem is a Senior Electronics Engineer in the Air Force Research Laboratory's (AFRL's) Information Directorate's High Performance Systems Branch (RITB). His current research interests pursue the development of practical, hardware-based, biologically inspired computing technology for Department of Air Force for size, weight, and power constrained systems. He currently serves as the Air Force Program Manager for the OUSD(R&E) funded Tri-Service, A Combined Development Pipeline for Novel Neuromorphic Hardware (NeuroPipe) Tri-Service Advanced Research for the Advancement of S&T Priorities (ARAP). He is the Program Manager for the Day 1 Deployable Machine Learning Program and Chief Engineer/Deputy Program Manager for the Emerging Nanotechnology for Autonomous Systems Program. He is an AFRL/RI Topic Lead for the Extreme Neuromorphic Materials and Computing Center of Excellence (CoE), and the AFRL Lead for Computational Efficiency in the Efficient and Robust Machine Learning (ERML) CoE. Mr. Thiem leverages over 36 years of technical experience and leadership within the Department of Defense working with a variety of technologies. He earned a Master of Science, 2002, Mechanical Engineering, National Technological University, Fort Collins, CO; and a Bachelor of Science in Engineering, 1986, Aerospace Engineering, College of Engineering, The University of Michigan, Ann Arbor, Ml. He has authored/co-authored over 40 publications.

Panel Discussion

Wednesday April 3

Room: Nob Hill

Al Hardware: Opportunities and Challenges

Panelists:

Arnab Raha - Intel

Garrett S. Rose - University of Tennessee Knoxville
Akhilesh Jaiswal - University of Wisconsin Madison
Syed Shakib Sarwar - Meta Inc.
Cindy Yi - Virginia Tech

Modedrator/Chair:

Ahmedullah Aziz - University of Tennessee Knoxville

Summary:

In the contemporary fabric of our civilization, artificial intelligence (AI) has emerged as a pivotal force, permeating various facets of our daily lives. Its significance lies in its ability to augment human capabilities, streamline processes, and catalyze breakthroughs in fields ranging from healthcare to finance. As Al applications become increasingly sophisticated, the importance of dedicated hardware tailored to meet the unique computational demands of these intelligent systems has come to the forefront. The growing complexity of AI algorithms, particularly in the realm of deep learning, necessitates specialized hardware architectures. Such dedicated AI hardware serves as the backbone for processing vast amounts of data and executing intricate calculations with remarkable speed and efficiency. This optimized hardware not only accelerates the training and inference processes but also contributes to the scalability and practicality of Al applications. As Al continues to evolve, researchers are uncovering novel algorithms and models that push the boundaries of what is achievable. In this dynamic landscape, the hardware supporting AI must adapt and innovate to fully realize the potential of emerging technologies. The symbiotic relationship between Al advancements and specialized hardware underscores the critical role that hardware research plays in shaping the trajectory of artificial intelligence, ensuring its seamless integration into the fabric of our technologically driven civilization. Embark on a riveting exploration of AI hardware with our expert panel. Explore the expansive potential of advanced processors and innovative accelerators, dissecting the intricate landscape that defines artificial intelligence hardware. Seasoned experts guide the audience through the dual lens of opportunities and challenges, addressing key facets such as scalability, energy efficiency, and the symbiotic interplay with software. This panel promises a compelling journey into the forefront of AI hardware, where challenges are viewed as gateways to innovation, shaping the future of computational prowess. Join us for a captivating exploration of the evolving landscape at the intersection of hardware technology and artificial intelligence.

Embedded Tutorial 1

Wednesday April 3
12:25 AM - 1:25 PM
Nob Hill Room

Advanced Packaging for Heterogenous Integration



Tolga Acikalin *Intel Labs*

Summary:

Emergence of artificial intelligence and machine learning, specifically recent developments on large language models, along with trends in internet of things and big data is driving new wave of growth in semiconductors. Heterogeneous integration (HI) is a powerful and key enabler to meet the demands of continued growth of computing and communication performance. Heterogeneous integration involves the integration of separately manufactured components with different functions into a higher-level assembly that, in aggregate, provides enhanced functionality and improved operating characteristics. System level co-design and optimization will be key to achieve the best performance where packaging plays a key role. This tutorial will provide a brief evolution of packaging technologies, and focus on advanced packaging architectures for HI. Key features in 2D and 3D interconnects will be presented along with novel packaging materials (e.g. glass) as well as co-packaged optics using silicon photonics. Furthermore in this tutorial, power-delivery and thermal considerations in advanced packaging will be discussed from a system design perspective.

About Tolga Acikalin

Tolga Acikalin earned his Bachelor of Science degree in Mechanical Engineering from Middle East Technical University, Ankara, Turkey, and his Master of Science. and Ph.D. degrees from Purdue University, West Lafayette, IN. Joining Intel in 2007 as a Research and Development Engineer, he worked on various assembly and test pathfinding projects in the Technology and Manufacturing Group, Chandler, AZ. Since 2013, he has been at Intel Labs in Santa Clara, CA. He is currently a Principal Engineer with Intel Labs, driving innovative strategies for heterogeneous system integration from package to wafer scale with an emphasis on next generation interconnect technologies. His research focuses on glass for heterogeneous integration, co-packaged optics and silicon photonics, optical and sub-THz to THz RF high-speed interconnects, and their respective package architectures. Tolga has authored or co-authored more than 15 peer-reviewed conference and journal papers in leading APS, ASME, and IEEE publications and holds 5 issued patents along with over 30 filed patents.

Embedded Tutorial 2

Thursday April 4

1:05 PM - 2:05 PM

Nob Hill Room

Securing Ubiquitous Devices with Lightweight Circuit Primitives



Prof. Kaiyuan Yang *Rice University*

Summary:

Security and privacy are critical challenges to overcome for ubiquitous electronics, including IoT and wearable/implantable devices. Securing these systems faces not only new challenges at system and network levels due to a vast variance of applications, system constructions, and attack surfaces, but also severe hardware resource constraints on computation resources, power consumption, and device cost. To tackle these challenges, significant research efforts have been pursuing specialized hardware-enabled security primitives that could help build a reliable, trustful, and energy-efficient foundation for system security. This tutorial will give an overview of the problems and focus on three hardware security challenges that could be dealt with through novel circuit designs, namely entropy generation, countermeasures against side-channel and fault-injection attacks, and lightweight computing for security. I will review state-of-the-art circuit-enabled security primitives, including our recent work towards all-digital, fully synthesizable, and compact circuit techniques that enable agile SoC development and technology portability. Novel circuit principles that cross the boundary of traditional digital and analog designs have led to significant improvements in the performance and overheads of these security primitives.

About Kaiyuan Yang

Kaiyuan Yang is an Associate Professor of Electrical and Computer Engineering at Rice University, USA, where he leads the Secure and Intelligent Micro-Systems (SIMS) lab. He received his B.S. degree in Electronic Engineering from Tsinghua University, China, in 2012, and his Ph.D. degree in Electrical Engineering from the University of Michigan - Ann Arbor, in 2017. His research interests include low-power integrated circuits and system design for secure and intelligent microsystems, bioelectronics, hardware security, and mixed-signal computing. He is a recipient of the NSF CAREER Award, IEEE SSCS Predoctoral Achievement Award, Best Paper Awards at 2022 ACM MobiCom, 2021 IEEE CICC, 2016 IEEE S&P (Oakland), and 2015 IEEE ISCAS, and several best paper award nominations at premier conferences. He has given invited talks at major conferences including ISSCC, IEDM, ICCAD, RFIC, ASSCC, etc. His work was also recognized as the research highlight of Communications of ACM and ACM GetMobile magazines, the cover of Nature Biomedical Engineering, and Top Picks in Hardware and Embedded Security.

SESSION 1A

Wednesday April 3

Novel Integrated Circuits and Systems

Chair: Suyash Ranjan, Qualcomm, San Diego

10:20AM

1A.1

HISPE: High-Speed Configurable Floating-Point Multi-Precision Processing Element Tejas N¹, Rakshit Bhatia¹, Madhav Rao²

¹IIIT-Bangalore, ²International Institute of Information Technology-Bangalore

10:40AM

1A.2

A 0.186 pJ/bit, 6-Gb/s, Energy-Efficient, Half-Rate Hybrid Circuit Topology in 1.2V, 65 nm CMOS.

Prema Kumar Govindaswamy¹, Mursina Khatun², Vijay Shankar Pasupureddi¹ Indian Institute of Technology Bhubaneswar, ²a23ec09005@iitbbs.ac.in

11:00AM

1A.3

A 1.2 V Double-Tail StrongARM Latch Comparator with 51 fJ/comparison and 380 μ V Input Noise in 65 nm CMOS Technology

Srinivasa Rao Maram¹, Boyapati Subrahmanyam², Vijay Shankar Pasupureddi¹ Indian Institute of Technology Bhubaneswar, ²FH-Kaernten

11:20AM

1A.4

HiCTL: High Fan-in Differential Capacitive-Threshold-Logic Gate Implementation With An Offset-Compensated Comparator

Abdullah Sahruri¹, Martin Margala¹, Ugur Cilingiroglu²
¹University of Louisiana at Lafayette, ²Yeditepe University

SESSION 1B

Wednesday April 3

Rapid Circuit Simulation, Verification and Test

Chair: Chidhambaranathan R, Synopsys Inc.

10:20AM

1B.1

Quantum Circuit Simulation with Fast Tensor Decision Diagram

Qirui Zhang, Mehdi Saligane, Hun Seok Kim, David Blaauw, Georgios Tzimpragos, Dennis Sylvester

University of Michigan

10:40AM

1B.2

Dual Use Circuitry for Early Failure Warning and Test

Alexander Coyle¹, Hui Jiang¹, Jennifer Dworak¹, Theodore Manikas¹, Kundan Nepal²
¹Southern Methodist University, ²University of St Thomas

11:00AM

1B.3

RTL Simulation Acceleration with Machine Learning Models

Chandan Karfa¹, Surajit Das², Hetang Patel³, Disha Puri⁴, Anshul Jain⁴, Kartheek Bellamkonda³, Rahul Reddy³, Arijit Sur³, Pradip Prajapati⁵

¹Indian Institute of Technology Guwahati, ²Postdoctoral Research Associate, ³IIT Guwahati, ⁴Intel, ⁵Inrtel

11:20AM

1B.4

Automated Assertion Checker Generator and Information Flow Tracking for Security Verification

Miguel Alfaro Zapata, Amirhossein Shahshahani, Zeljko Zilic McGill University

SESSION 1C

Wednesday April 3

Hardware Security Primitives

Chair: Hossein Sayadi, California State University, Long Beach

10:20AM

1C.1

DECOR: Enhancing Logic Locking Against Machine Learning-Based Attacks

*Yinghua Hu*¹, *Kaixin Yang*², *Subhajit Dutta Chowdhury*², *Pierluigi Nuzzo*² ¹Synopsys, ²University of Southern California

10:40AM

1C.2

TEE-Time: A Dynamic Cache Timing Analysis Tool for Trusted Execution Environments

Quentin Forcioli, Sumanta Chaudhuri, Jean-luc Danger Telecom Paris

11:00AM

1C.3

Obfuscating Quantum Hybrid-Classical Algorithms for Security and Privacy

Suryansh Upadhyay¹ and Swaroop Ghosh²

¹Penn State University, ²Pennsylvania State University

11:20AM

1C.4

A 5T Half-SRAM Design for Cold CMOS Physical Unclonable Function Applications and Beyond

Rouwaida Kanj¹ and Jamil Kawa²

¹Synopsys (American University of Beirut, on leave), ²Synopsys

11:40AM

1C.5

Model Extraction Attack against On-device Deep Learning with Power Side Channel Jialin Liu and han wang

Jiaiin Liu ana nan wang

Temple University

SESSION 2A

Wednesday April 3

Upstream Synthesis and Machine Learning

Chair: **Murthy Palla**, Synopsys Co-Chair: **Huan Yu**, Apple

1:30PM

2A.1

Fake Timer: An Engine for Accurate Timing Estimation in Register Transfer Level Designs

Daniela Sanchez Lopera¹, Robert Kunzelmann¹, Endri Kaja², Wolfgang Ecker¹
¹Technical University of Munich & Infineon Technologies AG, ²Technische Universität Kaiserslautern & Infineon Technologies AG

1:50PM

2A.2

High-Level Synthesis for Microfluidic Biochips Considering Actual Volume Management and Channel Storage

Zhengyang Chen¹, Yuhan Zhu¹, Zhen Chen¹, Zhisheng Chen², Genggeng Liu¹
¹College of Computer and Data Science, Fuzhou University, ²School of Informatics, Xiamen University

2:10PM

2A.3

Exploration of Activation Fault Reliability in Quantized Systolic Array-Based DNN Accelerators

Mahdi Taheri¹, Natalia cherezova², Mohammad Saeed Ansari³, Maksim Jenihhin², ALI Mahani⁴, Masoud Daneshtalab⁵, Jaan Raik²

¹PhD researcher at Tallinn university of Technology, ²Tallinn University of Technology, ³University of Alberta, ⁴Shahid Bahonar University of Kerman, ⁵KTH Royal Institute of Technology

2:30PM

2A.4

Comparative Analysis of Graph Isomorphism and Graph Neural Networks for Analog Hierarchy Labeling

Zhengfeng Wu and Ioannis Savidis Drexel University 2:50PM

2A.5

SRAM-PG: Power Delivery Network Benchmarks from SRAM Circuits Shan Shen, Zhiqiang Liu, Wenjian Yu Tsinghua University

SESSION 2B

Wednesday April 3

Hardware Trojan Attacks and Detection

Chair: Mohammad Ashigur Rahman, Florida International University

1:30PM

2B.1

A Needle in the Haystack: Inspecting Circuit Layout to Identify Hardware Trojans

Xingyu Meng¹, Abhrajit Sengupta², Kanad Basu¹

¹University of Texas at Dallas, ²New York University

1:50PM

2B.2

Trojan Assets and Attack Vectors in Processors

Czea Sie Chuah¹, Alexander Hepp², Christian Appold¹, Tim Leinmüller¹
¹DENSO Automotive Deutschland GmbH, ²Technical University of Munich, TUM School of Computation, Information and Technology

2:10PM

2B.3

Trojan Attacks on Variational Quantum Circuits and Countermeasures

Subrata Das and Swaroop Ghosh

The Pennsylvania State University

2:30PM

2B.4

FAST-GO: Fast, Accurate, and Scalable Hardware Trojan Detection using Graph Convolutional Networks

Ali Imangholi¹, Mona Hashemi², Amirabbas Momeni¹, Siamak Mohammadi³, Trevor E. Carlson⁴

¹School of ECE, College of Eng., University of Tehran, ²School of ECE, College of Eng., University of Tehran, and School of Computing, National University of Singapore, ³School of ECE, College of Eng., University of Tehran, and School of Computing Science, IPM, ⁴National University of Singapore

SESSION 2C

Wednesday April 3

DNN Acceleration

Chair: Cheng Tan, Google

1:30PM

2C.1

Optimizing Layer-Fused Scheduling of Transformer Networks on Multi-accelerator Platforms

Steven Colleman¹, Arne Symons¹, Victor Jung², Marian Verhelst¹ KULeuven, ²ETH Zurich

1:50PM

2C.2

Roofline Performance Analysis of DNN Architectures on CPU and GPU Systems Prashanth H C¹ and Madhav Rao²

¹IIIT-Bangalore, ²International Institute of Information Technology-Bangalore

2:10PM

2C.3

PSO Optimized Design of Error Balanced Weight Stationary Systolic Array Architecture for CNN

Dantu Nandini Devi¹, Gandi Ajay Kumar², Bindu G Gowda², Madhav Rao³
¹International Institute of Information Technology Bangalore, ²international institute of information technology, bangalore, ³International Institute of Information Technology-Bangalore

2:30PM

2C.4

DNN Memory Footprint Reduction via Post-Training Intra-Layer Multi-Precision Ouantization

Behnam Ghavami¹, Amin Kamjoo¹, Lesley Shannon¹, Steve Wilton²
¹Simon Fraser University, ²UBC

SESSION PW1

Thursday April 4

Poster & WIP Session 1

Chair: Cindy Yang Yi, Virginia Tech

9:40AM

PW1.1

Error Distribution Estimation for Fixed-point Arithmetic using Program Derivatives

Soramichi Akiyama¹, Ryota Shioya², Yuto Miyatake³, Tongxin Yang⁴

¹Ritsumeikan University, ²The University of Tokyo, ³Osaka University, ⁴Sony Semiconductor Solutions Corporation

9:45AM

PW1.2

An Automated Exhaustive Fault Analysis Technique guided by Processor Formal Verification Methods

Endri Kaja¹, Nicolas Gerlin¹, Bihan Zhao¹, Daniela Lopera¹, Jad Halabi¹, Azam Khan¹, Sebastian Prebeck¹, Dominik Stoffel², Wolfgang Kunz², Wolfgang Ecker¹
¹Infineon Technologies AG, ²Rheinland-Pfalzische Technische Universität Kaiserslautern-Landau

9:50AM

PW1.3

Timing-Driven High-Level Synthesis for Continuous-Flow Microfluidic Biochips

ZhengYang Ye¹, Zhisheng Chen², Youlin Pan³, Genggeng Liu³, Wenzhong Guo³, Tsung-Yi Ho⁴, Xing Huang⁵

¹Fuzhou University, ²Xiamen University, Xiamen, ³Fuzhou University,

Fuzhou, ⁴Department of Computer Science and Engineering, The Chinese University of Hong Kong, Hong Kong, ⁵School of Computer Science, Northwestern Polytechnical University, Xi'an

9:55AM

PW1.4

Swarm - A VLSI Timing, Fanout-aware Clustering Algorithm

Christos Sotiriou¹, George Goudroumanis¹, Nikolaos Sketopoulos¹, Christos Georgakidis²
¹Univesity of Thessaly - Department of Electrical and Computer Engineering
(EECE), ²University of Thessaly

10:00AM

PW1.5

FastPASE: An AI-Driven Fast PPA Speculation Engine for RTL Design Space Optimization

Akash Levy¹, Joe Walston², Sourav Samanta², Priyanka Raina¹, Stelios Diamantidis² ¹Stanford University, ²Synopsys, Inc.

10:05AM

PW1.6

MORE-Router+: Multilayer Multi-capacity ORdered Escape Routing via Bus-oriented Layer Assignment

Zhenyi Gao, Sheqin Dong, Zifei Cheng, Wenjian Yu Tsinghua University

10:10AM

PW1.7

EDA-ML: Graph Representation Learning Framework for Digital IC Design Automation

Pratik Shrestha and Ioannis Savidis Drexel University

10:15AM

PW1.8

Graph Neural Network-Based Detailed Placement Optimization Framework

DhoUI Lim¹ and Heechun Park²

¹Kookmin University, School of Electrical Engineering, ²UNIST

10:20AM

PW1.9

Ultra-Low Voltage Enablement for Standard Cells with Moment based LVF

ROHIT GUPTA, Chiranjeev Grover, Etienne Maurin, Olivier Minez, Jean-arnaud Francois. Sebastien Marchal

STMicroelectronics

10:25AM

PW1.10

Advancing Analog Reservoir Computing through Temporal Attention and MLP Integration

Khalil Sedki and Yang Yi

Virginia Tech

SESSION PW2

Thursday April 4

Poster & WIP Session 2

Chair: Hossein Sayadi, California State University, Long Beach

9:40AM

PW2.1

Unleashing Energy-Efficiency: Neural Architecture Search without Training for Spiking Neural Networks on Loihi Chip

Shiya Liu and Yang Yi Virginia Tech

9:45AM

PW2.2

Composite Sub-surface Model for RF GaN-HEMTs

Xing Zhou¹, Wanlan Yang¹, Siau Ben Chiah²

¹Nanyang Technological University, ²New Silicon Corporation Pte Ltd

9:50AM

PW2.3

RASH: Reliable Deep Learning Acceleration using Sparsity-based Hardware

Shamik Kundu¹, ARNAB RAHA², Deepak Mathaikutty², Kanad Basu¹

¹University of Texas at Dallas, ²Intel Corporation

9:55AM

PW2.4

Exploring Model Poisoning Attack to Convolutional Neural Network Based Brain Tumor Detection Systems

Kusum Lata¹, Prashant Singh², Sandeep Saini²

¹LNMIIT Jaipur, ²The LNM Institute of Information Technology, Jaipur

10:00AM

PW2.5

Sensitivity Analysis of SOT-MTJs to Manufacturing Process Variation: A Hardware Security Perspective

Mousam Hossain¹, Muhtasim Alam Chowdhury², Ronald DeMara¹, Soheil Salehi³
¹University of Central Florida, ²University of Arizona, ³Department of Electrical and Computer Engineering, University of Arizona

10:05AM

PW2.6

Lightweight Multicast Authentication in NoC-based SoCs

Hansika Weersena and Prabhat Mishra University of Florida

10:15AM

PW2.7

Trimming The Fat: A Minimum-Security Architecture for Protecting SoC Designs Against Supply Chain Threats

Kshitij Raj¹, Aritra Bhattacharyay², Swarup Bhunia³, Sandip Ray⁴
¹University of Florida, ²Department of Electrical and Computer Engineering, University of Florida, ³Department of Electrical and Computer Engineering, University of Florida, ⁴Department of Electrical and Computer Engineering, University of Florida, Gainesville

10:20AM

PW2.8

Blending Scheduling Barriers: A Hybrid Approach for FPGA-based Post-Quantum Cryptography

Capucine Berger-Sigrist¹ and Andrea Guerrieri² ¹EPFL, ²EPFL and HES-SO

10:25AM

PW2.9

A Low-cost keyword spotting architecture based on wavelet packets feature extraction for edge devices

Sayed Salehi and Prakash Dhungana University of Kentucky

SESSION PW3

Thursday April 4

Poster & WIP Session 3

Chair: **Deliang Fan**, Johns Hopkins University

9:40AM

PW3.1

SCORCH: Neural Architecture Search and Hardware Accelerator Co-design with Reinforcement Learning

Siqin Liu and Avinash Karanth Ohio University

9:45AM

PW3.2

SpotLight: A Hotspot-Greedy, Light-Weighted, and Automated Thermal Modeling Framework for Early Smartphone Design

Chin-Wei Wu¹, Yu-Min Lee², Pei-Yu Huang², Bo-Jiun Yang¹, Tai-Yu Chen¹, Ting-Chang Huang¹, Yen-Lin Lee¹

¹MediaTek Inc., ²National Yang Ming Chiao Tung University

9:50AM

PW3.3

Performance-Aware Design of Approximate Integrated MAC Factored Systolic Array Accelerators

Dantu Nandini Devi¹, Gandi Ajay Kumar², Bindu G Gowda², Madhav Rao³
¹International Institute of Information Technology Bangalore, ²international institute of information technology, bangalore, ³International Institute of Information Technology-Bangalore

9:55AM

PW3.4

An Energy-Efficient time Domain Based Compute In-Memory Architecture for Binary Neural Network

Subhradip Chakraborty¹, Dinesh Kushwaha², Abhishek Goel³, Anmol Singla⁴, Anand Bulusu³, Sudeb Dasgupta³

¹RGIPT Uttar Pradesh, ²Student, ³IIT Roorkee, ⁴NIT Uttarakhand

10:00AM

PW3.5

A multi band flexible N-path filter suited for non-contiguous channel aggregation

Chadi Jabbour

Telecom Paris

10:05AM

PW3.6

Hardware Trojans in Quantum Circuits, Their Impacts, and Defense

Rupshali Roy¹, Subrata Das², Swaroop Ghosh¹

¹Pennsylvania State University, ²The Pennsylvania State University

10:10AM

PW3.7

Thinking Outside the Clock: Physical Design for Field-coupled Nanocomputing with Deep Reinforcement Learning

Simon Hofmann, Marcel Walter, Lorenzo Servadei, Robert Wille Technical University of Munich

10:15AM

PW3.8

Non-parametric Greedy Optimization of Parametric Quantum Circuits

Koustubh Phalak and Swaroop Ghosh

Pennsylvania State University

10:20AM

PW3.9

Merits of Time-Domain Computing for VMM - A Quantitative Comparison

Florian Freye¹, Jie Lou¹, Christian Lanius¹, Tobias Gemmeke²

¹Chair of Integrated Digital Systems and Circuit Design at RWTH Aachen University, ²RWTH Aachen University

10:25AM

PW3.10

nvXNOR Design with Enhanced Store Capability for BNN Applications

Zeinab Soueidan¹ and Rouwaida Kanj²

¹American University of Beirut, ²Synopsys, American University of Beirut on Leave

SESSION 3A

Thursday April 4

Simulation and Estimation Automation

Chair: Chidhambaranathan Rajamanikkam, Synopsys

Co-Chair: Zhong Guan, UC Santa Barbara

10:45AM

3A.1

Fast Current Constraints Generation for Chip Safety

Cedric Feghali and Farid Najm

University of Toronto

11:05AM

3A.2

Toward Early Stage Dynamic Power Estimation: Exploring Alternative Machine Learning Methods and Simulation Schemes

Philipp Fengler¹, Sani Nassif², Ulf Schlichtmann¹

¹Technical University of Munich, ²Technical University of Munich & Radyalis

11:25AM

3A.3

A novel virtual prototyping methodology for timing-accurate simulation of AMS circuits

Teo Vallone¹, Hayri Hasou², Ernesto Colizzi², Sara Vinco³, Davide Zoni¹

¹Politecnico di Milano, ²Infineon Technologies, ³Politecnico di Torino

11:45AM

3A.4

GridVAE: Fast Power Grid EM-Aware IR Drop Prediction and Fixing Accelerated by Variational AutoEncoder

Yibo Liu and Sheldon Tan

University of Califronia, Riverside

12:05PM

3A.5

Full Stage Delay Calculation Using Full Waveform Propagation and Standard Library CCS Model

Stavros Simoglou¹, Iordanis Lilitsis², Nikolaos Blias², Christos Sotiriou²

¹Synopsys, ²Univesity of Thessaly - Department of Electrical and Computer Engineering (EECE)

SESSION 3B

Thursday April 4

Novel Computing

Chair: Kang Jun Bai, Air Force Research Laboratory

10:45AM

3B.1

An FPGA-based Max-K-Cut Accelerator Exploiting Oscillator Synchronization Model *Mohammad Khairul Bashar*¹, *Zheyu Li*², *Vijaykrishnan Narayanan*², *Nikhil Shukla*¹ University of Virginia, ²Pennsylvania State University

11:05AM

3B.2

A Comparative Analysis of Microrings Based Incoherent Photonic GEMM Accelerators Sairam Sri Vatsavai, Venkata Sai Praneeth Karempudi, Oluwaseun Alo, Ishan Thakkar University of Kentucky

11:25AM

3B.3

A SIMD Dynamic Fixed Point Processing Engine for DNN Accelerators

Gopal Raut¹, PRANOSE EDAVOOR², DAVID SELVAKUMAR³, ritambhara thakur¹ ¹CDAC Bangalore, ²CENTRE FOR DEVELOPMENT OF ADVANCED COMPUTING, ³C-DAC, BANGALORE

11:45AM

3B.4

Exploring Hardware Activation Function Design: CORDIC Architecture in Diverse Floating Formats

Mahati Basavaraju¹, Vinay R¹, Madhav Rao²

¹International Institute of Information Technology, Bangalore, ²International Institute of Information Technology-Bangalore

SESSION 3C

Thursday April 4

Algorithms, Architectures, and Circuits for Efficient AI/ML Computing

Chair: Wen Zhang, Wright State University

10:45AM

3C.1

Single-Ferroelectric FET based Associative Memory for Data-Intensive Pattern Matching

Jiayi Wang, Songyu Sun, Xunzhao Yin Zhejiang University

11:05AM

3C.2

sLLM: Accelerating LLM Inference using Semantic Load Balancing with Shared Memory Data Structures

Jieyu Lin¹, Sai Qian Zhang², Alberto Leon-Garcia¹ University of Toronto, ²New York University

11:25AM

3C.3

Hyperdimensional Computing vs. Neural Networks: Comparing Architecture and Learning Process

Dongning Ma¹, Cong Hao², Xun Jiao¹
¹Villanova University, ²Georgia Institute of Technology

11:45AM

3C.4

Fused Functional Units for Area-Efficient CGRAs

Ron Jokai, Cheng Tan, Jeff Zhang ASU

12:05PM

3C.5

Hardware Support for Trustworthy Machine Learning: A Survey

Md Shohidul Islam¹, Ihsen Alouani², Khaled N. Khasawneh¹

¹George Mason University, ²CSIT, Queen's University Belfast, UK

SESSION 4A

Thursday April 4

Advances in Physical Design Automation

Chair: Zhong Guan, UC Santa Barbara

Co-Chair: Ioannis Savidis, Drexel University

2:10PM

4A.1

Design-Technology Co-Optimization with Standard Cell Layout Generator for Pin Configurations

Junghyun Yoon¹ and Heechun Park²

¹Kookmin University, School of Electrical Engineering, ²UNIST

2:30PM

4A.2

Routing Intent Aware Pin Access Point Selection for Standard Cell Designs

Po-Chun Wang, Kai-Jie Ton, Rung-Bin Lin

Yuan Ze University

2:50PM

4A.3

SLO-ECO: Single-Line-Open Aware ECO Detailed Placement and Detailed Routing Co-Optimization

Joong-Won Jeon¹, Andrew Kahng², Jae-Hyun Kang¹, Jaehwan Kim¹, Mingyu Woo²
¹Samsung Foundry, ²UCSD

3:10PM

4A.4

Parasitic Capacitance Patterns Grid Density Binarization and Shifted Reflection Step Sequence Encoding for Dimensionality Reduction

Ping Li and Zhong Guan Sun Yat-sen University

SESSION 4B

Thursday April 4

Side channel Signals in Hardwrare Security

Chair: Ujjwal Guin, Auburn University

2:10PM

4B.1

Side-channel-driven Intrusion Detection System for Mission Critical Unmanned Aerial Vehicles

Alejandro Almeida, Muneeba Asif, Md Tauhidur Rahman, Mohammad Rahman Florida International University

2:30PM

4B.2

Deep Learning Enhanced Side Chanel Analysis on CRYSTALS-Kyber

Tuan Hoang, Mark Kennaway, Dung Pham, Son Mai, Ayesha Khalid, Ciara Rafferty, Maire O'Neill

Queen's University Belfast

2:50PM

4B.3

Thermo-Attack Resiliency: Addressing a New Vulnerability in Opto-Electrical Networkon-Chips

Mahdi Hasanzadeh¹, Meisam Abdollahi², Amirali Baniasadi², Ahmad Patooghy³

¹North Carolina A & T State University, ²University of Victoria, ³North Carolina A&T State University

3:10PM

4B.4

Enhanced Detection of Thermal Covert Channel Attacks in Multicore Processors

Krithika Dhananjay¹, Vasilis Pavlidis², Ayse Coskun³, Emre Salman¹ Stony Brook University, ²University of Manchester, ³Boston University

3:30PM

4B.5

RTL Interconnect Obfuscation By Polymorphic Switch Boxes For Secure Hardware Generation

Haimanti Chakraborty and Ranga Vemuri University of Cincinnati

SESSION 4C

Thursday April 4

Next Generation IoT

Chair: **Jeff (Jun) Zhang**, Arizona State University

2:10PM

4C.1

Enhancing Self-sustaining IoT Systems with Autonomous and Smart UAV Data Ferry Mason Conkel¹, Wen Zhang², Chen Pan³

¹The University of Texas at San Antonio (UTSA), ²Wright State University, ³The University of Texas at San Antonio

2:30PM

4C.2

Learning Client Selection Strategy for Federated Learning across Heterogeneous Mobile Devices

Sai Qian Zhang¹, Jieyu Lin², Qi Zhang³, Yu-Jia Chen⁴
¹New York University, ²University of Toronto, ³Microsoft, ⁴National Central University

2:50PM

4C.3

Deep Learning Based IoT System for Real-time Traffic Risk Notification

Sahidul Islam¹, Seth Klupka², Ramin Mohammadi², Yufang Jin³, Mimi Xie¹

¹The University of Texas at San Antonio, ²UTSA, ³University of Texas at San Antonio

3:10PM

4C.4

Learning-Based Secure Spectrum Sharing for Intelligent IoT Networks

Amir Alipour-Fanid¹, Monireh Dabaghchian², Long Jiao³, Kai Zeng⁴
¹University of the District of Columbia, ²Morgan State University, ³University of Massachusetts Dartmouth, ⁴George Mason University

SESSION 5A

Friday April 5

Emerging Computing Paradigms

Chair: Ahmedullah Aziz, The University of Tennessee, Knoxville

9:00AM

5A.1

Design and Evaluation of Parametric NTT Hardware Unit using different Multiplier based Modular Reduction Techniques

Lokesh Maji¹, Aman Prajapati¹, Madhav Rao²

¹International Institute of Information Technology Bangalore, ²International Institute of Information Technology-Bangalore

9:20AM

5A.2

Multi-ALM: Run-time Multi-Level Reconfigurable Approximate Logarithmic Multiplier

Maliha Tasnim, Chinmay Raje, Sheldon Tan University of California Riverside

9:40AM

5A.3

SRAM-Based Analog Compute-In-Memory Architecture Using C-2C Ladder And Signal Margin Assisted Design Methodology

Dinesh Kushwaha¹, Ashish Joshi², Abhishek Goel³, Rajiv Joshi⁴, Sudeb Dasgupta³, Anand Bulusu³

¹Student, ²Intel India, ³IIT Roorkee, ⁴IBM TJ Watson

10:00AM

5A.4

Efficient Radix-4 Approximated Modified Booth Multiplier for Signal Processing and Computer Vision: A Probabilistic Design Approach

Bindu G Gowda¹, Prashanth H C², Muralidhara V N³, Madhav Rao³

¹International Institute of Information Technology, Bangalore, ²IIIT-Bangalore, ³International Institute of Information Technology-Bangalore

10:20AM

5A.5

Reprogrammable Time-Domain RRAM Based Vector Matrix Multiplier for In-Memory Computing

Bipul Boro, Rushik Parmar, Ashvinikumar Dongre, Gaurav Trivedi Indian Institute of Technology Guwahati

SESSION 5B

Friday April 5

Learning on the Edge

Chair: **Jeff (Jun) Zhang**, Arizona State University

9:00AM

5B.1

AutoAnnotate: Reinforcement Learning based Code Annotation for High Level Synthesis

Hafsah Shahzad¹, Ahmed Sanaullah², Sanjay Arora², Ulrich Drepper², Martin Herbordt¹ Boston University, ²RedHat Inc.

9:20AM

5B.2

Write Intensity based Foresightful Page Migration for Hybrid memories

Aswathy NS¹ and Hemangee Kapoor²

¹IIT Guwahati, ²Indian Institute of Technology Guwahati

9:40AM

5B.3

RTKWS: Real-Time Keyword Spotting Based on Integer Arithmetic for Edge Deployment

Prakash Dhungana and Sayed Salehi

University of Kentucky

10:00AM

5B.4

Bring it On: Kinetic Energy Harvesting to Spark Machine Learning Computations in IoTs

sanket shukla and Sai Manoj Pudukotai Dinakarrao

George mason university

10:20AM

5B.5

Code-Based Cryptography for Confidential Inference on FPGAs: An End-to-End Methodology

Rupesh Karn¹, Johann Knechtel², Ozgur Sinanoglu²

¹New York University, ²New York University Abu Dhabi

SESSION 5C

Friday April 5

AI for Cybersecurity

Chair: Hossein Sayadi, California State University, Long Beach

9:00AM

5C.1

LLM-FIN: Large Language Models Fingerprinting Attack on Edge Devices

Najmeh Nazari¹, Furi Xiang¹, Chongzhou Fang², Hosein Mohammadi Makrani², Aditya Puri¹, Kartik Patwari¹, Hossein Sayadi³, Setareh Rafatirad⁴, Chen-Nee Chuah¹, Houman Homayoun⁴

¹UC Davis, ²University of California, Davis, ³California State University, Long Beach, ⁴University of California Davis

9:20AM

5C.2

Always be Pre-Training: Representation Learning for Network Intrusion Detection with GNNs

Zhengyao Gu¹, Diego Lopez¹, Lilas Alrahis², Ozgur Sinanoglu² ¹New York University, ²New York University Abu Dhabi

9:40AM

5C.3

NAND Flash-Based Digital Fingerprinting for Robust and Secure Hardware Authentication

Kamrul Hasan¹, Sara Tehranipoor¹, Nima Karimian¹, Surbhi Vasudeva²
¹West Virginia University, ²San Jose State University

10:00AM

5C.4

Intelligent Malware Detection based on Hardware Performance Counters: A Comprehensive Survey

Hossein Sayadi¹, Zhangying He¹, Hosein Mohammadi Makrani², Houman Homayoun³ ¹California State University, Long Beach, ²University of California, Davis, ³University of California Davis

SESSION 6A

Friday April 5

FAQ: FPGAs, Accelerators, Quantum

Chair: Rasit Topaloglu, topallabs & Marist College

10:45AM

6A.1

Emerging Reconfigurable Logic Device Based FPGA Design and Optimization

Sheng Lu, Liuting Shang, Sungyong Jung, Chenyun Pan The University of Texas at Arlington

11:05AM

6A.2

A Low-Dissipation and Scalable GEMM Accelerator with Silicon Nitride Photonics

Venkata Sai Praneeth Karempudi¹, Sairam Sri Vatsavai¹, Ishan Thakkar¹, Oluwaseun Alo¹, Todd Hastings¹, Justin Woods²

¹University of Kentucky, ²Argonne National Lab

11:25AM

6A.3

QNSA: Quantum Neural Simulated Annealing for Combinatorial Optimization

Seongbin Kwon, Dohun Kim, Sunghye Park, Seojeong Kim, Seokhyeong Kang Pohang University of Science and Technology

11:45AM

6A.4

QuEST: Quantum Circuit Output Estimation using Gaussian Distribution Analysis

Shamik Kundu, Navnil Choudhury, Kanad Basu

University of Texas at Dallas

12:05PM

6A.5

BMX-FPCA: 3D Beyond-Moore Flexible Field Programmable Crossbar Array Architecture

Hasita Veluri and Dilip Vasudevan Lawrence Berkeley National Laboratory

SESSION 6B

Friday April 5

AI Accelerator Hardware Design

Chair: Zhen Zhou, Intel

10:45AM

6B.1

EASI-CiM: Event-driven asynchronous Stream-based Image Classifier with Compute-in-Memory kernels

Rahul Sreekumar¹, Minseong Park¹, Mohammad Nazmus Sakib¹, Bhupendra Singh Reniwal², Kyusang Lee¹, Mircea Stan¹

¹University of Virginia, ²Indian Institute of Technology Jodhpur

11:05AM

6B.2

Temporal-encoded 6T-RRAM with Bidirectional Control for Future Neuromorphic Systems

Kang Jun Bai¹, Hao Jiang², Zhuwei Qin², Clare Thiem¹
¹Air Force Research Laboratory, ²San Francisco State University

11:25AM

6B.3

Time-Domain-Based Non-volatile In-Memory Computing Architecture Using FeFETs for Binary Neural Network

Aditya Sharma, Vatsal Dixit, Dinesh Kushwaha, Nitanshu Chauhan, Vishal Saxena, Sudeb Dasgupta, Anand Bulusu

Indian Institute of Technology Roorkee

11:45AM

6B.4

DESPINE: NAS generated Deep Evolutionary Adaptive Spiking Network for Low Power Edge Computing Applications

Ajay BS¹, Phani Pavan Kambhampati², Madhav Rao³

¹IntelTechnologyIndiaPvtLtd., ²International Institute of Information Technology,

Bangalore, ³International Institute of Information Technology-Bangalore

SESSION 6C

Friday April 5

Quantum Computing

Chair: Ahmedullah Aziz, University of Tennessee, Knoxville

10:45AM

6C.1

Peephole Optimization for Quantum Approximate Synthesis

Joseph Clark and Himanshu Thapliyal University of Tennessee

11:05AM

6C.2

Optimal quantum simulations of Hamiltonians with symmetries

Itay Hen and Amir Kalev University of Southern California

11:25AM

6C.3

Continuous Variable Quantum Machine Learning

Kubra Yeter Aydeniz MITRE Corporation

11:45AM

6C.4

A SPICE-based Emulator Framework for Quantum Error Correction Circuits using classical LC Resonators

Md Mazharul Islam¹, Md. Shafayat Hossain², Ahmedullah Aziz³

¹The University of Tennessee, ²Princeton University, ³University of Tennessee, Knoxville

CALL FOR PAPERS



26th International Symposium on

QUALITY ELECTRONIC DESIGN

April 2025. Santa Clara, CA



Paper Submission Deadline: Sept. 9, 2024 **Acceptance Notifications: Dec. 5, 2024**

Final Camera-Ready paper: Jan. 10, 2025

A pioneer and leading interdisciplinary electronic design and semiconductor conference ISQED accepts and promotes papers in following areas:

- IoT and Cyber-Physical systems
- **Cognitive Computing in Hardware**
- IP Design, quality, interoperability and reuse
- Advanced 3D ICs & 3D Packaging
- FPGA Architecture, Design, and CAD
- Robust & Power-conscious Circuits & Systems
- Advanced & 3D IC Packaging Technology

- **Hardware Security**
- PCB and PWB Technology & Manufacturing
- Circuit & System Design
- ** **EDA Methodologies, Tools, Flows**
- Semiconductor & Nano Technology
- Test & Verification
- Design for Test

SQED papers have been published in IEEE Xplore and conference proceedings and indexed in Scopus and El.



IC DESIGN & TEST
RESOURCES & LOGISTICS

www.InnovoTek.com