Chip Package Co-design and Physical Verification for Heterogeneous Integration.

Rajsaktish Sankaranarayanan, Archanna Srinivasan, Arch Zaliznyak, Sreelekha Mittai
Intel Corporation


Physical verification of components in 2.5D and 3D integrated chips is challenging because existing tool flows have evolved from monolithic silicon design. These components are typically designed on separate technology nodes nearly independent of each other and integrated along the design cycle. We developed an integration and verification methodology with a physical design driven approach which is data-light and can be adapted anytime in the design process. We verified this methodology across multiple package designs spanning a range of process technology nodes. This methodology is applicable to any heterogeneous integration technology involving multiple dies and can be deployed early in the design cycle.