Recognition of Regular Layout Structures

Yu-Cheng Chiang, Shr-Cheng Tsai, Rung-Bin Lin
Yuan Ze University


This paper presents an algorithm for finding array structures in a layout design. A potential application of this work is to reduce layout DRC and lithography check time. Experimental results show that our algorithm is efficient and robust.