ieeemod.gif (2352 bytes)

csmod.gif (2025 bytes)

Session 5C

Wednesday 3/22/00



VDSM Capacitive & Inductive Coupling Issues


Co-Chairs: Tak Young, Synopsys, Eileen Hong You, Sun Microsystems





5C.1 Coupling Noise Analysis for VLIS and ULSI Circuits

Kathirgamar Aingaran, Fabian Klass, Chin-Man Kim, Chaim Amir, Joydeep Mitra, Eileen You, Jamil Mohd and Sai-Keung Dong, Sun Microsystems Inc., Palo Alto, CA


5C.2 Efficient Delay Calculation in Presence of Crosstalk

Tong Xiao, Malgorzata Marek-Sakowska, University of Santa Barbara, CA


5C.3 Crosstalk Aware Static Timing Analysis: A Two Step Approach

Bruno Franzini, Cristiano Forzan, Davide Pandini, Primo Scandolara Alessandro Dal Fabbro, STMicroelectronics, Agrate Brianza, Italy


5C.4 Deep Sub-Micron Static Timing Analysis in the Presence of CrossTalk

Peivand F Tehrani, Shang Chyou, Uma Ekambaram, Synopsys, Thousand Oaks, CA


5C.5 Quick On-Chip Self- and Mutual-Inductance Screen

Shen Lin, Norman Chang, Sam Nakagawa, HP, Palo Alto, CA

Home| Conference| Committee| Sponsors| Resources| Registration| News

International Symposium on Quality of Electronic Design
Copyright 1998 ISQED. All rights reserved.
Revised: May 13, 2001 .