ieeemod.gif (2352 bytes)

csmod.gif (2025 bytes)

Session 1C

Tuesday 3/21/00

1:25pm - 3:10pm


Emerging Process and Device Technologies


Co-Chairs: David Overhauser, Simplex Solutions, Chune-Sin Yeh, BTA





1C.1 Overview of SiGe: Technology, Modeling and Application (Invited)

Peter Yuan, University of Central Florida, Orlando, FL


1C.2 GLACIER: A Hot Carrier Gate Level Circuit Characterization and Simulation System for VLSI Design

L. Wu*, J. Fang* , H. Yonezawa** , H. Yan* , Y. Kawakami** , N. Iwanishi**, P. Chen* , A. Chen* , N. Koike** , Y. Okamoto** , C. Yeh* , Z. Liu*, * BTA Technology, San Jose, CA, **Matsushita Electric Industrial, Co., Kyoto, Japan


1C.3 An Efficient Rule Based Opc Approach Using A DRC Tool

For 0.18um ASIC

Ji-Soong Park, Chul-Hong Park, Sang-Uhk Rhie, Yoo-Hyon Kim, Moon-Hyun Yoo, Jeong-Taek Kong, Hyung-Woo Kim, and Sun-Il Yoo, Samsung Electronics, Korea


1C.4 Three Dimensional Analysis of Thermal Degradation Effects in FDSOI MOSFET’s

Kwan-Do Kim, Young-Kwan Park, Jun-Ha Lee, Jeong-Taek Kong , Hee-Sung Kang, and Young-Wug Kim, Samsung Electronics, Korea

Home| Conference| Committee| Sponsors| Resources| Registration| News

International Symposium on Quality of Electronic Design
Copyright © 1998 ISQED. All rights reserved.
Revised: May 13, 2001 .