Data Interface Buffer Compensation Scheme for Fast Calibration

Sameer Shekhar, Amit Kumar Jain, Pooja Nukala
Intel Corporation


Microprocessors and FPGAs need to enable simpler and compact platforms via integration of self-contained test and training circuits, training of data interface buffers for process and temperature variation being a prime example. This paper studies package embedding of resistors for buffer tuning and presents a scheme to utilize a single resistor to train a large number of buffers without increase in latency. Using SNR analysis, transient noise simulations and the consequent filtering latencies it is shown that embedding the compensation resistor on the package reduces the calibration time by 5┬Ás while also reducing the filter size by a factor of 10.